Home
last modified time | relevance | path

Searched refs:phase (Results 1 – 25 of 224) sorted by relevance

123456789

/drivers/clk/hisilicon/
A Dclk-hisi-phase.c47 regval = readl(phase->reg); in hisi_clk_get_phase()
48 regval = (regval & phase->mask) >> phase->shift; in hisi_clk_get_phase()
78 val = readl(phase->reg); in hisi_clk_set_phase()
79 val &= ~phase->mask; in hisi_clk_set_phase()
80 val |= regval << phase->shift; in hisi_clk_set_phase()
81 writel(val, phase->reg); in hisi_clk_set_phase()
97 struct clk_hisi_phase *phase; in clk_register_hisi_phase() local
101 if (!phase) in clk_register_hisi_phase()
111 phase->shift = clks->shift; in clk_register_hisi_phase()
113 phase->lock = lock; in clk_register_hisi_phase()
[all …]
/drivers/clk/sunxi-ng/
A Dccu_phase.c15 struct ccu_phase *phase = hw_to_ccu_phase(hw); in ccu_phase_get_phase() local
22 reg = readl(phase->common.base + phase->common.reg); in ccu_phase_get_phase()
23 delay = (reg >> phase->shift); in ccu_phase_get_phase()
24 delay &= (1 << phase->width) - 1; in ccu_phase_get_phase()
58 struct ccu_phase *phase = hw_to_ccu_phase(hw); in ccu_phase_set_phase() local
110 spin_lock_irqsave(phase->common.lock, flags); in ccu_phase_set_phase()
111 reg = readl(phase->common.base + phase->common.reg); in ccu_phase_set_phase()
112 reg &= ~GENMASK(phase->width + phase->shift - 1, phase->shift); in ccu_phase_set_phase()
113 writel(reg | (delay << phase->shift), in ccu_phase_set_phase()
114 phase->common.base + phase->common.reg); in ccu_phase_set_phase()
[all …]
/drivers/clk/sunxi/
A Dclk-mod0.c179 value = readl(phase->reg); in mmc_get_phase()
268 value &= ~GENMASK(phase->offset + 3, phase->offset); in mmc_set_phase()
324 struct mmc_phase *phase; in sunxi_mmc_setup() local
326 phase = kmalloc(sizeof(*phase), GFP_KERNEL); in sunxi_mmc_setup()
327 if (!phase) in sunxi_mmc_setup()
330 phase->hw.init = &init; in sunxi_mmc_setup()
331 phase->reg = reg; in sunxi_mmc_setup()
332 phase->lock = lock; in sunxi_mmc_setup()
335 phase->offset = 8; in sunxi_mmc_setup()
337 phase->offset = 20; in sunxi_mmc_setup()
[all …]
/drivers/gpu/drm/tidss/
A Dtidss_dispc_regs.h120 #define DISPC_VID_FIR_COEF_H0(phase) (0x6c + (phase) * 4) argument
122 #define DISPC_VID_FIR_COEF_H0_C(phase) (0x90 + (phase) * 4) argument
125 #define DISPC_VID_FIR_COEF_H12(phase) (0xb4 + (phase) * 4) argument
127 #define DISPC_VID_FIR_COEF_H12_C(phase) (0xf4 + (phase) * 4) argument
130 #define DISPC_VID_FIR_COEF_V0(phase) (0x134 + (phase) * 4) argument
132 #define DISPC_VID_FIR_COEF_V0_C(phase) (0x158 + (phase) * 4) argument
135 #define DISPC_VID_FIR_COEF_V12(phase) (0x17c + (phase) * 4) argument
137 #define DISPC_VID_FIR_COEF_V12_C(phase) (0x1bc + (phase) * 4) argument
/drivers/hwmon/pmbus/
A Dmp2888.c98 ret = pmbus_read_word_data(client, page, phase, reg); in mp2888_read_phase()
102 if (!((phase + 1) % 2)) in mp2888_read_phase()
132 switch (phase) { in mp2888_read_phases()
162 ret = pmbus_read_word_data(client, page, phase, reg); in mp2888_read_word_data()
174 ret = pmbus_read_word_data(client, page, phase, reg); in mp2888_read_word_data()
184 if (phase != 0xff) in mp2888_read_word_data()
185 return mp2888_read_phases(client, data, page, phase); in mp2888_read_word_data()
187 ret = pmbus_read_word_data(client, page, phase, reg); in mp2888_read_word_data()
198 ret = pmbus_read_word_data(client, page, phase, reg); in mp2888_read_word_data()
211 ret = pmbus_read_word_data(client, page, phase, reg); in mp2888_read_word_data()
[all …]
A Dmp2856.c122 int phase, u8 reg) in mp2856_read_vout() argument
140 int page, int phase, u8 reg) in mp2856_read_phase() argument
149 if (!((phase + 1) % MP2856_PAGE_NUM)) in mp2856_read_phase()
163 int page, int phase) in mp2856_read_phases() argument
168 switch (phase) { in mp2856_read_phases()
170 ret = mp2856_read_phase(client, data, page, phase, in mp2856_read_phases()
174 ret = mp2856_read_phase(client, data, page, phase, in mp2856_read_phases()
178 ret = mp2856_read_phase(client, data, page, phase, in mp2856_read_phases()
189 switch (phase) { in mp2856_read_phases()
207 int phase, int reg) in mp2856_read_word_data() argument
[all …]
A Dmp2975.c210 int page, int phase, u8 reg) in mp2975_read_phase() argument
218 if (!((phase + 1) % MP2975_PAGE_NUM)) in mp2975_read_phase()
251 int page, int phase) in mp2975_read_phases() argument
256 switch (phase) { in mp2975_read_phases()
273 switch (phase) { in mp2975_read_phases()
306 int phase, int reg) in mp2973_read_word_data() argument
334 ret = mp2975_read_word_helper(client, page, phase, in mp2973_read_word_data()
350 ret = pmbus_read_word_data(client, page, phase, in mp2973_read_word_data()
354 ret = pmbus_read_word_data(client, page, phase, in mp2973_read_word_data()
358 ret = mp2975_read_word_helper(client, page, phase, in mp2973_read_word_data()
[all …]
A Dtps25990.c97 int page, int phase, int reg) in tps25990_read_word_data() argument
103 ret = pmbus_read_word_data(client, page, phase, in tps25990_read_word_data()
108 ret = pmbus_read_word_data(client, page, phase, in tps25990_read_word_data()
113 ret = pmbus_read_word_data(client, page, phase, in tps25990_read_word_data()
118 ret = pmbus_read_word_data(client, page, phase, in tps25990_read_word_data()
123 ret = pmbus_read_word_data(client, page, phase, in tps25990_read_word_data()
128 ret = pmbus_read_word_data(client, page, phase, in tps25990_read_word_data()
133 ret = pmbus_read_word_data(client, page, phase, in tps25990_read_word_data()
138 ret = pmbus_read_word_data(client, page, phase, in tps25990_read_word_data()
143 ret = pmbus_read_word_data(client, page, phase, in tps25990_read_word_data()
[all …]
A Dir35221.c25 int phase, int reg) in ir35221_read_word_data() argument
31 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
35 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
39 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
43 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
47 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
51 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
55 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
59 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
A Dmp2891.c222 int phase, int reg) in mp2891_read_word_data() argument
230 ret = pmbus_read_word_data(client, page, phase, reg); in mp2891_read_word_data()
274 ret = pmbus_read_word_data(client, page, phase, reg); in mp2891_read_word_data()
282 ret = pmbus_read_word_data(client, page, phase, reg); in mp2891_read_word_data()
289 ret = pmbus_read_word_data(client, page, phase, reg); in mp2891_read_word_data()
302 ret = pmbus_read_word_data(client, page, phase, reg); in mp2891_read_word_data()
314 ret = pmbus_read_word_data(client, page, phase, reg); in mp2891_read_word_data()
321 ret = pmbus_read_word_data(client, page, phase, reg); in mp2891_read_word_data()
334 ret = pmbus_read_word_data(client, page, phase, reg); in mp2891_read_word_data()
359 ret = pmbus_read_word_data(client, 0, phase, reg); in mp2891_read_word_data()
[all …]
A Dlt7182s.c35 static int lt7182s_read_word_data(struct i2c_client *client, int page, int phase, int reg) in lt7182s_read_word_data() argument
42 ret = pmbus_read_word_data(client, page, phase, MFR_READ_ITH); in lt7182s_read_word_data()
44 ret = pmbus_read_word_data(client, 0, phase, MFR_READ_EXTVCC); in lt7182s_read_word_data()
47 ret = pmbus_read_word_data(client, page, phase, MFR_IOUT_PEAK); in lt7182s_read_word_data()
50 ret = pmbus_read_word_data(client, page, phase, MFR_VOUT_PEAK); in lt7182s_read_word_data()
53 ret = pmbus_read_word_data(client, page, phase, MFR_VIN_PEAK); in lt7182s_read_word_data()
56 ret = pmbus_read_word_data(client, page, phase, MFR_TEMPERATURE_1_PEAK); in lt7182s_read_word_data()
/drivers/gpu/drm/imx/dcss/
A Ddcss-scaler.c178 int phase; in dcss_scaler_gaussian_filter() local
183 for (phase = 0; phase < PSC_STORED_PHASES; phase++) { in dcss_scaler_gaussian_filter()
184 coef[phase][0] = 0; in dcss_scaler_gaussian_filter()
185 coef[phase][PSC_NUM_TAPS - 1] = 0; in dcss_scaler_gaussian_filter()
232 for (phase = 0; phase < PSC_STORED_PHASES; phase++) { in dcss_scaler_gaussian_filter()
237 sum += coef[phase][i]; in dcss_scaler_gaussian_filter()
239 ll_temp = coef[phase][i]; in dcss_scaler_gaussian_filter()
243 coef[phase][i] = (int)ll_temp; in dcss_scaler_gaussian_filter()
574 int i, phase; in dcss_scaler_program_5_coef_set() local
609 int i, phase; in dcss_scaler_program_7_coef_set() local
[all …]
/drivers/char/
A Dppdev.c404 pp->saved_state.phase = info->phase; in pp_do_ioctl()
406 info->phase = pp->state.phase; in pp_do_ioctl()
465 pp->state.phase = phase; in pp_do_ioctl()
468 pp->pdev->port->ieee1284.phase = phase; in pp_do_ioctl()
479 phase = pp->state.phase; in pp_do_ioctl()
551 pp->state.phase = info->phase; in pp_do_ioctl()
553 info->phase = pp->saved_state.phase; in pp_do_ioctl()
729 pp->saved_state.phase = info->phase; in pp_release()
731 info->phase = pp->state.phase; in pp_release()
748 pp->state.phase = info->phase; in pp_release()
[all …]
/drivers/parport/
A Dieee1284_ops.c171 port->ieee1284.phase = IEEE1284_PH_REV_DATA; in parport_ieee1284_read_nibble()
345 port->ieee1284.phase = IEEE1284_PH_REV_IDLE; in ecp_forward_to_reverse()
374 port->ieee1284.phase = IEEE1284_PH_FWD_IDLE; in ecp_reverse_to_forward()
401 if (port->ieee1284.phase != IEEE1284_PH_FWD_IDLE) in parport_ieee1284_ecp_write_data()
405 port->ieee1284.phase = IEEE1284_PH_FWD_DATA; in parport_ieee1284_ecp_write_data()
467 port->ieee1284.phase = IEEE1284_PH_FWD_IDLE; in parport_ieee1284_ecp_write_data()
489 if (port->ieee1284.phase != IEEE1284_PH_REV_IDLE) in parport_ieee1284_ecp_read_data()
493 port->ieee1284.phase = IEEE1284_PH_REV_DATA; in parport_ieee1284_ecp_read_data()
612 port->ieee1284.phase = IEEE1284_PH_REV_IDLE; in parport_ieee1284_ecp_read_data()
635 port->ieee1284.phase = IEEE1284_PH_FWD_DATA; in parport_ieee1284_ecp_write_addr()
[all …]
/drivers/net/wwan/iosm/
A Diosm_ipc_imem_ops.c66 if (ipc_imem->phase != IPC_P_RUN) { in ipc_imem_sys_wwan_transmit()
146 enum ipc_phase phase; in ipc_imem_is_channel_active() local
149 phase = ipc_imem->phase; in ipc_imem_is_channel_active()
152 switch (phase) { in ipc_imem_is_channel_active()
174 channel->channel_id, phase); in ipc_imem_is_channel_active()
203 curr_phase = ipc_imem->phase; in ipc_imem_sys_port_close()
323 ipc_imem->phase == IPC_P_OFF_REQ) in ipc_imem_sys_cdev_write()
349 enum ipc_phase phase; in ipc_imem_sys_devlink_open() local
353 switch (phase) { in ipc_imem_sys_devlink_open()
529 ipc_imem->phase = IPC_P_PSI; in ipc_imem_sys_psi_transfer()
[all …]
A Diosm_ipc_imem.c654 old_phase = ipc_imem->phase; in ipc_imem_handle_irq()
666 switch (phase) { in ipc_imem_handle_irq()
772 if ((phase == IPC_P_PSI || phase == IPC_P_EBL) && in ipc_imem_handle_irq()
859 return ipc_imem->phase; in ipc_imem_phase_update_check()
915 ipc_imem->phase : in ipc_imem_phase_update()
921 switch (phase) { in ipc_imem_phase_get_string()
1265 ipc_imem->phase = IPC_P_OFF; in ipc_imem_cleanup()
1275 enum ipc_phase phase; in ipc_imem_config() local
1289 switch (phase) { in ipc_imem_config()
1320 phase); in ipc_imem_config()
[all …]
/drivers/char/ipmi/
A Dkcs_bmc_cdev_ipmi.c76 enum kcs_ipmi_phases phase; member
133 priv->phase = KCS_PHASE_ERROR; in kcs_bmc_ipmi_force_abort()
145 switch (priv->phase) { in kcs_bmc_ipmi_handle_data()
147 priv->phase = KCS_PHASE_WRITE_DATA; in kcs_bmc_ipmi_handle_data()
165 priv->phase = KCS_PHASE_WRITE_DONE; in kcs_bmc_ipmi_handle_data()
187 priv->phase = KCS_PHASE_IDLE; in kcs_bmc_ipmi_handle_data()
198 priv->phase = KCS_PHASE_ABORT_ERROR2; in kcs_bmc_ipmi_handle_data()
205 priv->phase = KCS_PHASE_IDLE; in kcs_bmc_ipmi_handle_data()
224 priv->phase = KCS_PHASE_WRITE_START; in kcs_bmc_ipmi_handle_cmd()
368 priv->phase = KCS_PHASE_WAIT_READ; in kcs_bmc_ipmi_read()
[all …]
/drivers/scsi/pcmcia/
A Dnsp_cs.c371 unsigned char phase, arbit; in nsphw_start_selection() local
376 if(phase != BUSMON_BUS_FREE) { in nsphw_start_selection()
383 scsi_pointer->phase = PH_ARBSTART; in nsphw_start_selection()
403 scsi_pointer->phase = PH_SELSTART; in nsphw_start_selection()
548 unsigned char phase, i_src; in nsp_expect_signal() local
555 if (phase == 0xff) { in nsp_expect_signal()
564 if ((phase & mask) != 0 && (phase & BUSMON_PHASE_MASK) == current_phase) { in nsp_expect_signal()
602 if (phase & BUSMON_IO) { in nsp_xfer()
641 scsi_pointer->phase = PH_DATA; in nsp_dataphase_bypass()
1085 switch (scsi_pointer->phase) { in nspintr()
[all …]
/drivers/gpu/drm/amd/display/dc/dccg/dcn21/
A Ddcn21_dccg.c53 int phase; in dccg21_update_dpp_dto() local
67 phase = (req_dppclk + 9999) / 10000; in dccg21_update_dpp_dto()
69 if (phase > modulo) { in dccg21_update_dpp_dto()
74 phase = modulo; in dccg21_update_dpp_dto()
85 phase = 10; in dccg21_update_dpp_dto()
89 DPPCLK0_DTO_PHASE, phase, in dccg21_update_dpp_dto()
/drivers/mmc/core/
A Dhost.c221 struct mmc_clk_phase *phase) in mmc_of_parse_timing_phase() argument
227 phase->valid = !rc; in mmc_of_parse_timing_phase()
228 if (phase->valid) { in mmc_of_parse_timing_phase()
229 phase->in_deg = degrees[0]; in mmc_of_parse_timing_phase()
230 phase->out_deg = degrees[1]; in mmc_of_parse_timing_phase()
238 &map->phase[MMC_TIMING_LEGACY]); in mmc_of_parse_clk_phase()
240 &map->phase[MMC_TIMING_MMC_HS]); in mmc_of_parse_clk_phase()
242 &map->phase[MMC_TIMING_SD_HS]); in mmc_of_parse_clk_phase()
244 &map->phase[MMC_TIMING_UHS_SDR12]); in mmc_of_parse_clk_phase()
246 &map->phase[MMC_TIMING_UHS_SDR25]); in mmc_of_parse_clk_phase()
[all …]
/drivers/infiniband/hw/efa/
A Defa_com.c347 aq->sq.phase = !aq->sq.phase; in __efa_com_submit_admin_cmd()
440 u8 phase; in efa_com_handle_admin_completion() local
447 phase = aq->cq.phase; in efa_com_handle_admin_completion()
467 phase = !phase; in efa_com_handle_admin_completion()
473 aq->cq.phase = phase; in efa_com_handle_admin_completion()
847 phase = aenq->phase; in efa_com_aenq_intr_handler()
871 phase = !phase; in efa_com_aenq_intr_handler()
878 aenq->phase = phase; in efa_com_aenq_intr_handler()
1173 phase = eeq->phase; in efa_com_eq_comp_intr_handler()
1192 phase = !phase; in efa_com_eq_comp_intr_handler()
[all …]
/drivers/leds/trigger/
A Dledtrig-heartbeat.c27 unsigned int phase; member
52 switch (heartbeat_data->phase) { in led_heartbeat_function()
65 heartbeat_data->phase++; in led_heartbeat_function()
71 heartbeat_data->phase++; in led_heartbeat_function()
77 heartbeat_data->phase++; in led_heartbeat_function()
84 heartbeat_data->phase = 0; in led_heartbeat_function()
140 heartbeat_data->phase = 0; in heartbeat_trig_activate()
/drivers/scsi/arm/
A Dfas216.c279 phases[info->scsi.phase]) in fas216_drv_phase()
720 total = info->scsi.SCp.phase; in fas216_cleanuptransfer()
758 info->scsi.SCp.phase); in fas216_transfer()
892 info->scsi.phase); in fas216_disconnect_intr()
896 switch (info->scsi.phase) { in fas216_disconnect_intr()
904 info->scsi.phase = PHASE_IDLE; in fas216_disconnect_intr()
955 info->scsi.phase, cfis); in fas216_reselected_intr()
1362 switch (info->scsi.phase) { in fas216_busservice_intr()
1565 switch (info->scsi.phase) { in fas216_funcdone_intr()
1613 info->scsi.phase = PHASE_IDLE; in fas216_bus_reset()
[all …]
/drivers/scsi/
A Daha152x.c326 int phase; member
899 acp->phase |= 1 << 16; in setup_expected_interrupts()
934 acp->phase = not_issued | phase; in aha152x_internal_queue()
1565 acp->phase |= syncneg; in seldo_run()
2484 const int phase = aha152x_priv(ptr)->phase; in show_command() local
2533 const int phase = acp->phase; in get_command() local
2548 if (phase & selecting) in get_command()
2552 if (phase & aborted) in get_command()
2556 if (phase & completed) in get_command()
2558 if (phase & spiordy) in get_command()
[all …]
A DNCR5380.c763 p = ncmd->phase; in NCR5380_dma_complete()
1198 phase = PHASE_MSGOUT; in NCR5380_select()
1354 *phase = PHASE_UNKNOWN; in NCR5380_transfer_pio()
1435 phase = PHASE_MSGOUT; in do_abort()
1476 unsigned char p = *phase; in NCR5380_transfer_dma()
1482 *phase = tmp; in NCR5380_transfer_dma()
1486 ncmd->phase = p; in NCR5380_transfer_dma()
1683 old_phase = phase; in NCR5380_information_transfer()
1723 switch (phase) { in NCR5380_information_transfer()
1903 phase = PHASE_MSGIN; in NCR5380_information_transfer()
[all …]

Completed in 79 milliseconds

123456789