Home
last modified time | relevance | path

Searched refs:phy_base (Results 1 – 25 of 32) sorted by relevance

12

/drivers/phy/rockchip/
A Dphy-rockchip-inno-csidphy.c133 void __iomem *phy_base; member
244 priv->phy_base + drv_data->pwrctl_offset); in rockchip_inno_csidphy_power_on()
255 priv->phy_base + drv_data->pwrctl_offset); in rockchip_inno_csidphy_power_on()
260 priv->phy_base + CSIDPHY_CTRL_DIG_RST); in rockchip_inno_csidphy_power_on()
262 priv->phy_base + CSIDPHY_CTRL_DIG_RST); in rockchip_inno_csidphy_power_on()
270 priv->phy_base + drv_data->calib_offset + in rockchip_inno_csidphy_power_on()
274 priv->phy_base + drv_data->calib_offset + in rockchip_inno_csidphy_power_on()
298 priv->phy_base + CSIDPHY_CTRL_LANE_ENABLE); in rockchip_inno_csidphy_power_off()
305 priv->phy_base + drv_data->pwrctl_offset); in rockchip_inno_csidphy_power_off()
428 if (IS_ERR(priv->phy_base)) in rockchip_inno_csidphy_probe()
[all …]
A Dphy-rockchip-usb.c458 struct rockchip_usb_phy_base *phy_base; in rockchip_usb_phy_probe() local
463 phy_base = devm_kzalloc(dev, sizeof(*phy_base), GFP_KERNEL); in rockchip_usb_phy_probe()
464 if (!phy_base) in rockchip_usb_phy_probe()
467 phy_base->pdata = device_get_match_data(dev); in rockchip_usb_phy_probe()
468 if (!phy_base->pdata) { in rockchip_usb_phy_probe()
473 phy_base->dev = dev; in rockchip_usb_phy_probe()
474 phy_base->reg_base = ERR_PTR(-ENODEV); in rockchip_usb_phy_probe()
476 phy_base->reg_base = syscon_node_to_regmap( in rockchip_usb_phy_probe()
478 if (IS_ERR(phy_base->reg_base)) in rockchip_usb_phy_probe()
481 if (IS_ERR(phy_base->reg_base)) { in rockchip_usb_phy_probe()
[all …]
A Dphy-rockchip-inno-dsidphy.c211 void __iomem *phy_base; member
290 orig = readl(inno->phy_base + reg); in phy_update_bits()
293 writel(tmp, inno->phy_base + reg); in phy_update_bits()
707 inno->phy_base = devm_platform_ioremap_resource(pdev, 0); in inno_dsidphy_probe()
708 if (IS_ERR(inno->phy_base)) in inno_dsidphy_probe()
709 return PTR_ERR(inno->phy_base); in inno_dsidphy_probe()
/drivers/phy/marvell/
A Dphy-berlin-sata.c63 u32 phy_base; member
67 u32 phy_base, u32 reg, u32 mask, u32 val) in phy_berlin_sata_reg_setbits() argument
72 writel(phy_base + reg, ctrl_reg + PORT_VSR_ADDR); in phy_berlin_sata_reg_setbits()
105 phy_berlin_sata_reg_setbits(ctrl_reg, priv->phy_base, 0x01, in phy_berlin_sata_power_on()
110 phy_berlin_sata_reg_setbits(ctrl_reg, priv->phy_base, 0x25, in phy_berlin_sata_power_on()
114 phy_berlin_sata_reg_setbits(ctrl_reg, priv->phy_base, 0x23, in phy_berlin_sata_power_on()
118 phy_berlin_sata_reg_setbits(ctrl_reg, priv->phy_base, 0x02, in phy_berlin_sata_power_on()
225 priv->phy_base = BG2_PHY_BASE; in phy_berlin_sata_probe()
227 priv->phy_base = BG2Q_PHY_BASE; in phy_berlin_sata_probe()
/drivers/clk/ux500/
A Dclk-prcc.c95 resource_size_t phy_base, in clk_reg_prcc() argument
113 clk->base = ioremap(phy_base, SZ_4K); in clk_reg_prcc()
143 resource_size_t phy_base, in clk_reg_prcc_pclk() argument
147 return clk_reg_prcc(name, parent_name, phy_base, cg_sel, flags, in clk_reg_prcc_pclk()
153 resource_size_t phy_base, in clk_reg_prcc_kclk() argument
157 return clk_reg_prcc(name, parent_name, phy_base, cg_sel, flags, in clk_reg_prcc_kclk()
A Dclk.h20 resource_size_t phy_base,
26 resource_size_t phy_base,
A Dreset-prcc.c166 ur->base[i] = ioremap(ur->phy_base[i], SZ_4K); in u8500_prcc_reset_init()
169 i, ur->phy_base[i]); in u8500_prcc_reset_init()
A Dreset-prcc.h17 u32 phy_base[CLKRST_MAX]; member
/drivers/net/wireless/mediatek/mt76/mt7996/
A Dmmio.c483 wed->wlan.phy_base = pci_resource_start(pci_dev, 0); in mt7996_mmio_wed_init()
486 wed->wlan.wpdma_int = wed->wlan.phy_base + in mt7996_mmio_wed_init()
488 wed->wlan.wpdma_mask = wed->wlan.phy_base + in mt7996_mmio_wed_init()
490 wed->wlan.wpdma_tx = wed->wlan.phy_base + hif1_ofs + in mt7996_mmio_wed_init()
494 wed->wlan.wpdma_txfree = wed->wlan.phy_base + hif1_ofs + in mt7996_mmio_wed_init()
499 wed->wlan.wpdma_txfree = wed->wlan.phy_base + hif1_ofs + in mt7996_mmio_wed_init()
506 wed->wlan.wpdma_rx = wed->wlan.phy_base + hif1_ofs + in mt7996_mmio_wed_init()
521 wed->wlan.wpdma_rx = wed->wlan.phy_base + in mt7996_mmio_wed_init()
525 wed->wlan.wpdma_rx_rro[0] = wed->wlan.phy_base + in mt7996_mmio_wed_init()
528 wed->wlan.wpdma_rx_rro[1] = wed->wlan.phy_base + hif1_ofs + in mt7996_mmio_wed_init()
[all …]
/drivers/phy/ti/
A Dphy-omap-usb2.c58 void __iomem *phy_base; member
241 val = omap_usb_readl(phy->phy_base, USB2PHY_ANA_CONFIG1); in omap_usb_init()
243 omap_usb_writel(phy->phy_base, USB2PHY_ANA_CONFIG1, val); in omap_usb_init()
247 val = omap_usb_readl(phy->phy_base, USB2PHY_CHRG_DET); in omap_usb_init()
250 omap_usb_writel(phy->phy_base, USB2PHY_CHRG_DET, val); in omap_usb_init()
402 phy->phy_base = devm_platform_ioremap_resource(pdev, 0); in omap_usb2_probe()
403 if (IS_ERR(phy->phy_base)) in omap_usb2_probe()
404 return PTR_ERR(phy->phy_base); in omap_usb2_probe()
/drivers/media/pci/intel/ipu6/
A Dipu6-isys-mcd-phy.c577 void __iomem *phy_base; in ipu6_isys_mcd_phy_common_init() local
584 phy_base = isp_base + IPU6_ISYS_MCD_PHY_BASE(phy_id); in ipu6_isys_mcd_phy_common_init()
588 phy_base + common_init_regs[i].reg); in ipu6_isys_mcd_phy_common_init()
634 void __iomem *phy_base; in ipu6_isys_mcd_phy_config() local
648 phy_base = isp_base + IPU6_ISYS_MCD_PHY_BASE(phy_id); in ipu6_isys_mcd_phy_config()
656 phy_base + phy_config_regs[cfg.port][i].reg); in ipu6_isys_mcd_phy_config()
/drivers/pci/controller/dwc/
A Dpcie-artpec6.c35 void __iomem *phy_base; /* DT phy */ member
162 val = readl(artpec6_pcie->phy_base + PHY_STATUS); in artpec6_pcie_wait_for_phy_a6()
190 phy_status_tx = readw(artpec6_pcie->phy_base + PHY_TX_ASIC_OUT); in artpec6_pcie_wait_for_phy_a7()
191 phy_status_rx = readw(artpec6_pcie->phy_base + PHY_RX_ASIC_OUT); in artpec6_pcie_wait_for_phy_a7()
423 artpec6_pcie->phy_base = in artpec6_pcie_probe()
425 if (IS_ERR(artpec6_pcie->phy_base)) in artpec6_pcie_probe()
426 return PTR_ERR(artpec6_pcie->phy_base); in artpec6_pcie_probe()
A Dpcie-rcar-gen4.c83 void __iomem *phy_base; member
251 rcar->phy_base = devm_platform_ioremap_resource_byname(rcar->pdev, "phy"); in rcar_gen4_pcie_get_resources()
252 if (IS_ERR(rcar->phy_base)) in rcar_gen4_pcie_get_resources()
253 return PTR_ERR(rcar->phy_base); in rcar_gen4_pcie_get_resources()
584 tmp = readl(rcar->phy_base + offset); in rcar_gen4_pcie_phy_reg_update_bits()
587 writel(tmp, rcar->phy_base + offset); in rcar_gen4_pcie_phy_reg_update_bits()
714 ret = readl_poll_timeout(rcar->phy_base + 0x0f8, val, !(val & BIT(18)), 100, 10000); in rcar_gen4_pcie_ltssm_control()
A Dpci-imx6.c164 void __iomem *phy_base; member
808 if (likely(imx_pcie->phy_base)) { in imx7d_pcie_core_reset()
810 writel(PCIE_PHY_CMN_REG4_DCC_FB_EN, imx_pcie->phy_base + PCIE_PHY_CMN_REG4); in imx7d_pcie_core_reset()
813 imx_pcie->phy_base + PCIE_PHY_CMN_REG24); in imx7d_pcie_core_reset()
815 writel(PCIE_PHY_CMN_REG26_ATT_MODE, imx_pcie->phy_base + PCIE_PHY_CMN_REG26); in imx7d_pcie_core_reset()
1643 imx_pcie->phy_base = devm_ioremap_resource(dev, &res); in imx_pcie_probe()
1644 if (IS_ERR(imx_pcie->phy_base)) in imx_pcie_probe()
1645 return PTR_ERR(imx_pcie->phy_base); in imx_pcie_probe()
/drivers/ata/
A Dsata_highbank.c57 void __iomem *phy_base; member
219 writel(CPHY_MAP(dev, addr), port_data[sata_port].phy_base + 0x800); in __combo_phy_reg_read()
220 data = readl(port_data[sata_port].phy_base + CPHY_ADDR(addr)); in __combo_phy_reg_read()
229 writel(CPHY_MAP(dev, addr), port_data[sata_port].phy_base + 0x800); in __combo_phy_reg_write()
230 writel(data, port_data[sata_port].phy_base + CPHY_ADDR(addr)); in __combo_phy_reg_write()
261 if (unlikely(port_data[sata_port].phy_base == NULL)) in highbank_cphy_disable_overrides()
316 if (unlikely(port_data[sata_port].phy_base == NULL)) in highbank_cphy_override_lane()
359 port_data[port].phy_base = cphy_base[phy]; in highbank_initialize_phys()
/drivers/phy/broadcom/
A Dphy-brcm-sata.c73 void __iomem *phy_base; member
215 void __iomem *pcb_base = priv->phy_base; in brcm_sata_phy_wr()
232 void __iomem *pcb_base = priv->phy_base; in brcm_sata_phy_rd()
769 priv->phy_base = devm_platform_ioremap_resource_byname(pdev, "phy"); in brcm_sata_phy_probe()
770 if (IS_ERR(priv->phy_base)) in brcm_sata_phy_probe()
771 return PTR_ERR(priv->phy_base); in brcm_sata_phy_probe()
/drivers/gpu/drm/msm/dsi/phy/
A Ddsi_phy_10nm.c476 void __iomem *phy_base = pll_10nm->phy->base; in dsi_10nm_pll_save_state() local
483 cmn_clk_cfg0 = readl(phy_base + REG_DSI_10nm_PHY_CMN_CLK_CFG0); in dsi_10nm_pll_save_state()
487 cmn_clk_cfg1 = readl(phy_base + REG_DSI_10nm_PHY_CMN_CLK_CFG1); in dsi_10nm_pll_save_state()
499 void __iomem *phy_base = pll_10nm->phy->base; in dsi_10nm_pll_restore_state() local
509 phy_base + REG_DSI_10nm_PHY_CMN_CLK_CFG0); in dsi_10nm_pll_restore_state()
511 val = readl(phy_base + REG_DSI_10nm_PHY_CMN_CLK_CFG1); in dsi_10nm_pll_restore_state()
514 writel(val, phy_base + REG_DSI_10nm_PHY_CMN_CLK_CFG1); in dsi_10nm_pll_restore_state()
A Ddsi_phy_7nm.c593 void __iomem *phy_base = pll_7nm->phy->base; in dsi_7nm_pll_save_state() local
600 cmn_clk_cfg0 = readl(phy_base + REG_DSI_7nm_PHY_CMN_CLK_CFG0); in dsi_7nm_pll_save_state()
604 cmn_clk_cfg1 = readl(phy_base + REG_DSI_7nm_PHY_CMN_CLK_CFG1); in dsi_7nm_pll_save_state()
/drivers/hid/amd-sfh-hid/sfh1_1/
A Damd_sfh_init.c383 u32 phy_base = readl(mp2->mmio + amd_get_c2p_val(mp2, 22)); in amd_sfh1_1_init() local
388 phy_base <<= 21; in amd_sfh1_1_init()
389 if (!devm_request_mem_region(dev, phy_base, 128 * 1024, "amd_sfh")) { in amd_sfh1_1_init()
394 mp2->vsbase = devm_ioremap(dev, phy_base, 128 * 1024); in amd_sfh1_1_init()
/drivers/usb/musb/
A Dux500_dma.c47 dma_addr_t phy_base; member
84 ux500_channel->controller->phy_base); in ux500_configure_channel()
378 controller->phy_base = (dma_addr_t) iomem->start; in ux500_dma_controller_create()
/drivers/spi/
A Dspi-sprd.c152 phys_addr_t phy_base; member
520 .src_addr = ss->phy_base, in sprd_spi_dma_rx_config()
538 .dst_addr = ss->phy_base, in sprd_spi_dma_tx_config()
937 ss->phy_base = res->start; in sprd_spi_probe()
/drivers/net/ethernet/hisilicon/hns/
A Dhns_dsaf_rcb.h102 phys_addr_t phy_base; member
A Dhns_dsaf_rcb.c535 ring_pair_cb->q.phy_base = in hns_rcb_get_cfg()
536 RCB_COMM_BASE_TO_RING_BASE(rcb_common->phy_base, i); in hns_rcb_get_cfg()
797 rcb_common->phy_base = hns_rcb_common_get_paddr(rcb_common); in hns_rcb_common_get_cfg()
/drivers/infiniband/hw/hns/
A Dhns_roce_hem.c1213 u64 phy_base, const struct hns_roce_buf_region *r, in alloc_fake_root_bt() argument
1231 hem_list_assign_bt(hem, cpu_base, phy_base); in alloc_fake_root_bt()
1272 u64 phy_base; in setup_root_hem() local
1289 phy_base = root_hem->dma_addr + total * BA_BYTE_LEN; in setup_root_hem()
1295 ret = alloc_fake_root_bt(hr_dev, cpu_base, phy_base, r, in setup_root_hem()
/drivers/net/dsa/
A Dlan9303-core.c1082 int phy_base = chip->phy_addr_base; in lan9303_phy_read() local
1089 return chip->ops->phy_read(chip, phy_base + port, regnum); in lan9303_phy_read()
1096 int phy_base = chip->phy_addr_base; in lan9303_phy_write() local
1103 return chip->ops->phy_write(chip, phy_base + port, regnum, val); in lan9303_phy_write()

Completed in 86 milliseconds

12