| /drivers/phy/realtek/ |
| A D | phy-rtk-usb3.c | 75 struct phy_reg phy_reg; member 113 static int rtk_phy3_wait_vbusy(struct phy_reg *phy_reg) in rtk_phy3_wait_vbusy() argument 118 static u16 rtk_phy_read(struct phy_reg *phy_reg, char addr) in rtk_phy_read() argument 153 struct phy_reg *phy_reg; in do_rtk_usb3_phy_toggle() local 161 phy_reg = &phy_parameter->phy_reg; in do_rtk_usb3_phy_toggle() 186 struct phy_reg *phy_reg; in do_rtk_phy_init() local 192 phy_reg = &phy_parameter->phy_reg; in do_rtk_phy_init() 375 struct phy_reg *phy_reg; in rtk_usb3_parameter_show() local 379 phy_reg = &phy_parameter->phy_reg; in rtk_usb3_parameter_show() 472 struct phy_reg *phy_reg; in update_amplitude_control_value() local [all …]
|
| A D | phy-rtk-usb2.c | 102 struct phy_reg phy_reg; member 266 struct phy_reg *phy_reg; in update_dc_disconnect_level_at_page0() local 275 phy_reg = &phy_parameter->phy_reg; in update_dc_disconnect_level_at_page0() 341 struct phy_reg *phy_reg; in update_dc_disconnect_level_at_page1() local 347 phy_reg = &phy_parameter->phy_reg; in update_dc_disconnect_level_at_page1() 419 struct phy_reg *phy_reg; in update_dc_driving_level() local 421 phy_reg = &phy_parameter->phy_reg; in update_dc_driving_level() 454 struct phy_reg *phy_reg; in update_hs_clk_select() local 475 struct phy_reg *phy_reg; in do_rtk_phy_toggle() local 565 struct phy_reg *phy_reg; in do_rtk_phy_init() local [all …]
|
| /drivers/net/ethernet/dec/tulip/ |
| A D | pnic.c | 23 u32 phy_reg = ioread32(ioaddr + 0xB8); in pnic_do_nway() local 26 if (phy_reg & 0x78000000) { /* Ignore baseT4 */ in pnic_do_nway() 27 if (phy_reg & 0x20000000) dev->if_port = 5; in pnic_do_nway() 28 else if (phy_reg & 0x40000000) dev->if_port = 3; in pnic_do_nway() 29 else if (phy_reg & 0x10000000) dev->if_port = 4; in pnic_do_nway() 30 else if (phy_reg & 0x08000000) dev->if_port = 0; in pnic_do_nway() 36 if (phy_reg & 0x30000000) { in pnic_do_nway() 42 phy_reg, medianame[dev->if_port]); in pnic_do_nway() 56 int phy_reg = ioread32(ioaddr + 0xB8); in pnic_lnk_change() local 60 phy_reg, csr5); in pnic_lnk_change() [all …]
|
| A D | dmfe.c | 1669 u16 phy_reg; in dmfe_set_phyxcer() local 1689 phy_reg |= db->PHY_reg4; in dmfe_set_phyxcer() 1702 if ( !(phy_reg & 0x01e0)) { in dmfe_set_phyxcer() 1703 phy_reg|=db->PHY_reg4; in dmfe_set_phyxcer() 1725 u16 phy_reg; in dmfe_process_mode() local 1745 if ( !(phy_reg & 0x1) ) { in dmfe_process_mode() 1747 phy_reg = 0x0; in dmfe_process_mode() 2039 uint phy_reg; in dmfe_program_DM9802() local 2044 phy_reg = ( phy_reg & 0xff00) + HPNA_NoiseFloor; in dmfe_program_DM9802() 2056 uint phy_reg; in dmfe_HPNA_remote_cmd_chk() local [all …]
|
| A D | uli526x.c | 1522 u16 phy_reg; in uli526x_set_phyxcer() local 1529 phy_reg |= db->PHY_reg4; in uli526x_set_phyxcer() 1542 if ( !(phy_reg & 0x01e0)) { in uli526x_set_phyxcer() 1543 phy_reg|=db->PHY_reg4; in uli526x_set_phyxcer() 1546 phy->write(db, db->phy_addr, 4, phy_reg); in uli526x_set_phyxcer() 1564 u16 phy_reg; in uli526x_process_mode() local 1577 phy_reg = phy->read(db, db->phy_addr, 6); in uli526x_process_mode() 1578 if (!(phy_reg & 0x1)) { in uli526x_process_mode() 1580 phy_reg = 0x0; in uli526x_process_mode() 1582 case ULI526X_10MHF: phy_reg = 0x0; break; in uli526x_process_mode() [all …]
|
| /drivers/media/pci/intel/ipu6/ |
| A D | ipu6-isys-mcd-phy.c | 104 struct phy_reg { struct 109 static const struct phy_reg common_init_regs[] = { argument 129 static const struct phy_reg x1_port0_config_regs[] = { 153 static const struct phy_reg x1_port1_config_regs[] = { 177 static const struct phy_reg x1_port2_config_regs[] = { 201 static const struct phy_reg x1_port3_config_regs[] = { 476 static const struct phy_reg *x1_config_regs[4] = { 483 static const struct phy_reg *x2_config_regs[4] = { 490 static const struct phy_reg *x4_config_regs[4] = { 497 static const struct phy_reg **config_regs[3] = { [all …]
|
| /drivers/clk/hisilicon/ |
| A D | clk-hix5hd2.c | 139 u32 phy_reg; member 151 void __iomem *phy_reg; member 180 val = readl_relaxed(clk->phy_reg); in clk_ether_prepare() 183 writel_relaxed(val, clk->phy_reg); in clk_ether_prepare() 188 writel_relaxed(val, clk->phy_reg); in clk_ether_prepare() 193 writel_relaxed(val, clk->phy_reg); in clk_ether_prepare() 223 val = readl_relaxed(clk->phy_reg); in clk_complex_enable() 226 writel_relaxed(val, clk->phy_reg); in clk_complex_enable() 241 val = readl_relaxed(clk->phy_reg); in clk_complex_disable() 244 writel_relaxed(val, clk->phy_reg); in clk_complex_disable() [all …]
|
| /drivers/net/ethernet/intel/e1000e/ |
| A D | ich8lan.c | 178 u16 phy_reg = 0; in e1000_phy_is_accessible_pchlan() local 1223 u16 phy_reg; in e1000_enable_ulp_lpt_lp() local 1281 phy_reg = oem_reg; in e1000_enable_ulp_lpt_lp() 1285 phy_reg); in e1000_enable_ulp_lpt_lp() 1361 u16 phy_reg; in e1000_disable_ulp_lpt_lp() local 1520 u16 phy_reg; in e1000_check_for_copper_link_ich8lan() local 1584 u16 phy_reg; in e1000_check_for_copper_link_ich8lan() local 1591 phy_reg |= 0xFA; in e1000_check_for_copper_link_ich8lan() 2658 u16 i, phy_reg = 0; in e1000_copy_rx_addrs_to_phy_ich8lan() local 2698 u16 phy_reg, data; in e1000_lv_jumbo_workaround_ich8lan() local [all …]
|
| A D | ethtool.c | 1312 u16 phy_reg = 0; in e1000_integrated_phy_loopback() local 1351 e1e_rphy(hw, PHY_REG(2, 21), &phy_reg); in e1000_integrated_phy_loopback() 1352 phy_reg &= ~0x0007; in e1000_integrated_phy_loopback() 1353 phy_reg |= 0x006; in e1000_integrated_phy_loopback() 1354 e1e_wphy(hw, PHY_REG(2, 21), phy_reg); in e1000_integrated_phy_loopback() 1384 e1e_rphy(hw, PHY_REG(0, 21), &phy_reg); in e1000_integrated_phy_loopback() 1550 u16 phy_reg; in e1000_loopback_cleanup() local 1596 e1e_rphy(hw, MII_BMCR, &phy_reg); in e1000_loopback_cleanup() 1597 if (phy_reg & BMCR_LOOPBACK) { in e1000_loopback_cleanup() 1598 phy_reg &= ~BMCR_LOOPBACK; in e1000_loopback_cleanup() [all …]
|
| A D | phy.h | 48 s32 e1000_enable_phy_wakeup_reg_access_bm(struct e1000_hw *hw, u16 *phy_reg); 49 s32 e1000_disable_phy_wakeup_reg_access_bm(struct e1000_hw *hw, u16 *phy_reg);
|
| A D | phy.c | 2586 s32 e1000_enable_phy_wakeup_reg_access_bm(struct e1000_hw *hw, u16 *phy_reg) in e1000_enable_phy_wakeup_reg_access_bm() argument 2601 ret_val = e1000e_read_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, phy_reg); in e1000_enable_phy_wakeup_reg_access_bm() 2611 temp = *phy_reg; in e1000_enable_phy_wakeup_reg_access_bm() 2639 s32 e1000_disable_phy_wakeup_reg_access_bm(struct e1000_hw *hw, u16 *phy_reg) in e1000_disable_phy_wakeup_reg_access_bm() argument 2651 ret_val = e1000e_write_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, *phy_reg); in e1000_disable_phy_wakeup_reg_access_bm() 2690 u16 phy_reg = 0; in e1000_access_phy_wakeup_reg_bm() local 2700 ret_val = e1000_enable_phy_wakeup_reg_access_bm(hw, &phy_reg); in e1000_access_phy_wakeup_reg_bm() 2732 ret_val = e1000_disable_phy_wakeup_reg_access_bm(hw, &phy_reg); in e1000_access_phy_wakeup_reg_bm()
|
| /drivers/net/ |
| A D | sungem_phy.c | 597 u32 phy_reg; in bcm5421_poll_link() local 604 mode = (phy_reg & BCM5421_MODE_MASK) >> 5; in bcm5421_poll_link() 613 if (phy_reg & 0x0020) in bcm5421_poll_link() 621 u32 phy_reg; in bcm5421_read_link() local 628 mode = (phy_reg & BCM5421_MODE_MASK ) >> 5; in bcm5421_read_link() 639 if ( (phy_reg & 0x0080) >> 7) in bcm5421_read_link() 670 u32 phy_reg; in bcm5461_poll_link() local 677 mode = (phy_reg & BCM5461_MODE_MASK ) >> 1; in bcm5461_poll_link() 686 if (phy_reg & BCM5461_FIBER_LINK) in bcm5461_poll_link() 696 u32 phy_reg; in bcm5461_read_link() local [all …]
|
| /drivers/usb/phy/ |
| A D | phy-am335x-control.c | 13 void __iomem *phy_reg; member 84 val = readl(usb_ctrl->phy_reg + reg); in am335x_phy_power() 98 writel(val, usb_ctrl->phy_reg + reg); in am335x_phy_power() 168 ctrl_usb->phy_reg = devm_platform_ioremap_resource_byname(pdev, "phy_ctrl"); in am335x_control_usb_probe() 169 if (IS_ERR(ctrl_usb->phy_reg)) in am335x_control_usb_probe() 170 return PTR_ERR(ctrl_usb->phy_reg); in am335x_control_usb_probe()
|
| /drivers/net/ethernet/intel/e1000/ |
| A D | e1000_ethtool.c | 1118 u16 phy_reg; in e1000_phy_reset_clk_and_crs() local 1141 u16 phy_reg; in e1000_nonintegrated_phy_loopback() local 1182 phy_reg |= MII_CR_LOOPBACK; in e1000_nonintegrated_phy_loopback() 1190 if (phy_reg != 0x4100) in e1000_nonintegrated_phy_loopback() 1194 if (phy_reg != 0x0070) in e1000_nonintegrated_phy_loopback() 1198 if (phy_reg != 0x001A) in e1000_nonintegrated_phy_loopback() 1263 u16 phy_reg = 0; in e1000_set_phy_loopback() local 1296 phy_reg |= MII_CR_LOOPBACK; in e1000_set_phy_loopback() 1334 u16 phy_reg; in e1000_loopback_cleanup() local 1348 if (phy_reg & MII_CR_LOOPBACK) { in e1000_loopback_cleanup() [all …]
|
| /drivers/net/ethernet/mellanox/mlxbf_gige/ |
| A D | mlxbf_gige_mdio.c | 189 int phy_reg, u32 opcode) in mlxbf_gige_mdio_create_cmd() argument 195 gw_reg |= ((phy_reg << mdio_gw->devad.shift) & in mlxbf_gige_mdio_create_cmd() 209 static int mlxbf_gige_mdio_read(struct mii_bus *bus, int phy_add, int phy_reg) in mlxbf_gige_mdio_read() argument 217 cmd = mlxbf_gige_mdio_create_cmd(priv->mdio_gw, 0, phy_add, phy_reg, in mlxbf_gige_mdio_read() 242 int phy_reg, u16 val) in mlxbf_gige_mdio_write() argument 250 cmd = mlxbf_gige_mdio_create_cmd(priv->mdio_gw, val, phy_add, phy_reg, in mlxbf_gige_mdio_write()
|
| /drivers/net/phy/ |
| A D | phy_device.c | 915 int phy_reg; in get_phy_c45_devs_in_pkg() local 918 if (phy_reg < 0) in get_phy_c45_devs_in_pkg() 923 if (phy_reg < 0) in get_phy_c45_devs_in_pkg() 974 if (phy_reg < 0) in get_phy_c45_ids() 984 if (phy_reg < 0) in get_phy_c45_ids() 1011 if (phy_reg < 0) in get_phy_c45_ids() 1016 if (phy_reg < 0) in get_phy_c45_ids() 1041 int phy_reg; in get_phy_c22_id() local 1045 if (phy_reg < 0) { in get_phy_c22_id() 1047 return (phy_reg == -EIO || phy_reg == -ENODEV) ? -ENODEV : -EIO; in get_phy_c22_id() [all …]
|
| /drivers/net/ethernet/realtek/ |
| A D | r8169_phy_config.c | 62 struct phy_reg { struct 68 const struct phy_reg *regs, int len) in __rtl_writephy_batch() argument 117 static const struct phy_reg phy_reg_init[] = { in rtl8169s_hw_phy_config() 191 static const struct phy_reg phy_reg_init[] = { in rtl8169scd_hw_phy_config() 237 static const struct phy_reg phy_reg_init[] = { in rtl8169sce_hw_phy_config() 312 static const struct phy_reg phy_reg_init[] = { in rtl8168c_1_hw_phy_config() 341 static const struct phy_reg phy_reg_init[] = { in rtl8168c_2_hw_phy_config() 369 static const struct phy_reg phy_reg_init[] = { in rtl8168c_3_hw_phy_config() 538 static const struct phy_reg phy_reg_init[] = { in rtl8168e_1_hw_phy_config() 923 static const struct phy_reg phy_reg_init[] = { in rtl8102e_hw_phy_config() [all …]
|
| /drivers/net/usb/ |
| A D | sr9800.c | 372 int phy_reg; in sr_get_phyid() local 378 phy_reg = sr_mdio_read(dev->net, dev->mii.phy_id, MII_PHYSID1); in sr_get_phyid() 379 if (phy_reg != 0 && phy_reg != 0xFFFF) in sr_get_phyid() 384 if (phy_reg <= 0 || phy_reg == 0xFFFF) in sr_get_phyid() 387 phy_id = (phy_reg & 0xffff) << 16; in sr_get_phyid() 389 phy_reg = sr_mdio_read(dev->net, dev->mii.phy_id, MII_PHYSID2); in sr_get_phyid() 390 if (phy_reg < 0) in sr_get_phyid() 393 phy_id |= (phy_reg & 0xffff); in sr_get_phyid()
|
| A D | asix_devices.c | 72 int phy_reg; in asix_get_phyid() local 78 phy_reg = asix_mdio_read(dev->net, dev->mii.phy_id, MII_PHYSID1); in asix_get_phyid() 79 if (phy_reg < 0) in asix_get_phyid() 81 if (phy_reg != 0 && phy_reg != 0xFFFF) in asix_get_phyid() 86 if (phy_reg <= 0 || phy_reg == 0xFFFF) in asix_get_phyid() 89 phy_id = (phy_reg & 0xffff) << 16; in asix_get_phyid() 91 phy_reg = asix_mdio_read(dev->net, dev->mii.phy_id, MII_PHYSID2); in asix_get_phyid() 92 if (phy_reg < 0) in asix_get_phyid() 95 phy_id |= (phy_reg & 0xffff); in asix_get_phyid()
|
| /drivers/net/ethernet/ti/ |
| A D | davinci_mdio.c | 408 static int davinci_mdio_read(struct mii_bus *bus, int phy_id, int phy_reg) in davinci_mdio_read() argument 414 if (phy_reg & ~PHY_REG_MASK || phy_id & ~PHY_ID_MASK) in davinci_mdio_read() 421 reg = (USERACCESS_GO | USERACCESS_READ | (phy_reg << 21) | in davinci_mdio_read() 450 int phy_reg, u16 phy_data) in davinci_mdio_write() argument 456 if (phy_reg & ~PHY_REG_MASK || phy_id & ~PHY_ID_MASK) in davinci_mdio_write() 463 reg = (USERACCESS_GO | USERACCESS_WRITE | (phy_reg << 21) | in davinci_mdio_write()
|
| /drivers/net/ieee802154/ |
| A D | mcr20a.c | 1082 unsigned int phy_reg = 0; in mcr20a_phy_init() local 1164 phy_reg = (u8)(((index & DAR_SRC_CTRL_INDEX) << in mcr20a_phy_init() 1168 ret = regmap_write(lp->regmap_dar, DAR_SRC_CTRL, phy_reg); in mcr20a_phy_init() 1171 phy_reg = 0; in mcr20a_phy_init() 1175 ret = regmap_read(lp->regmap_iar, IAR_DUAL_PAN_CTRL, &phy_reg); in mcr20a_phy_init() 1180 phy_reg &= ~IAR_DUAL_PAN_CTRL_DUAL_PAN_SAM_LVL_MSK; in mcr20a_phy_init() 1183 phy_reg |= MCR20A_PHY_INDIRECT_QUEUE_SIZE << in mcr20a_phy_init() 1185 ret = regmap_write(lp->regmap_iar, IAR_DUAL_PAN_CTRL, phy_reg); in mcr20a_phy_init()
|
| /drivers/net/ethernet/ |
| A D | lantiq_etop.c | 321 ltq_etop_mdio_wr(struct mii_bus *bus, int phy_addr, int phy_reg, u16 phy_data) in ltq_etop_mdio_wr() argument 325 ((phy_reg & MDIO_REG_MASK) << MDIO_REG_OFFSET) | in ltq_etop_mdio_wr() 335 ltq_etop_mdio_rd(struct mii_bus *bus, int phy_addr, int phy_reg) in ltq_etop_mdio_rd() argument 339 ((phy_reg & MDIO_REG_MASK) << MDIO_REG_OFFSET); in ltq_etop_mdio_rd()
|
| /drivers/pinctrl/ti/ |
| A D | pinctrl-ti-iodelay.c | 756 u32 phy_reg; in ti_iodelay_alloc_pins() local 769 phy_reg = r->reg_start_offset + base_phy; in ti_iodelay_alloc_pins() 771 for (i = 0; i < nr_pins; i++, phy_reg += 4) { in ti_iodelay_alloc_pins()
|
| /drivers/net/dsa/ |
| A D | rzn1_a5psw.c | 1054 static int a5psw_mdio_read(struct mii_bus *bus, int phy_id, int phy_reg) in a5psw_mdio_read() argument 1061 cmd |= FIELD_PREP(A5PSW_MDIO_COMMAND_REG_ADDR, phy_reg); in a5psw_mdio_read() 1079 static int a5psw_mdio_write(struct mii_bus *bus, int phy_id, int phy_reg, in a5psw_mdio_write() argument 1085 cmd = FIELD_PREP(A5PSW_MDIO_COMMAND_REG_ADDR, phy_reg); in a5psw_mdio_write()
|
| /drivers/net/ethernet/mediatek/ |
| A D | mtk_eth_soc.c | 338 PHY_IAC_REG(phy_reg) | in _mtk_mdio_write_c22() 351 u32 devad, u32 phy_reg, u32 write_data) in _mtk_mdio_write_c45() argument 364 PHY_IAC_DATA(phy_reg), in _mtk_mdio_write_c45() 397 PHY_IAC_REG(phy_reg) | in _mtk_mdio_read_c22() 409 u32 devad, u32 phy_reg) in _mtk_mdio_read_c45() argument 422 PHY_IAC_DATA(phy_reg), in _mtk_mdio_read_c45() 444 int phy_reg, u16 val) in mtk_mdio_write_c22() argument 448 return _mtk_mdio_write_c22(eth, phy_addr, phy_reg, val); in mtk_mdio_write_c22() 452 int devad, int phy_reg, u16 val) in mtk_mdio_write_c45() argument 463 return _mtk_mdio_read_c22(eth, phy_addr, phy_reg); in mtk_mdio_read_c22() [all …]
|