Home
last modified time | relevance | path

Searched refs:plane_ddb (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/i915/display/
A Dskl_watermark.c1429 memset(crtc_state->wm.skl.plane_ddb, 0, sizeof(crtc_state->wm.skl.plane_ddb)); in skl_crtc_allocate_plane_ddb()
1447 skl_ddb_entry_init(&crtc_state->wm.skl.plane_ddb[PLANE_CURSOR], in skl_crtc_allocate_plane_ddb()
1464 &crtc_state->wm.skl.plane_ddb[plane_id]; in skl_crtc_allocate_plane_ddb()
1504 &crtc_state->wm.skl.plane_ddb[plane_id]; in skl_crtc_allocate_plane_ddb()
1543 &crtc_state->wm.skl.plane_ddb[plane_id]; in skl_crtc_allocate_plane_ddb()
1571 &crtc_state->wm.skl.plane_ddb[plane_id]; in skl_crtc_allocate_plane_ddb()
2468 &new_crtc_state->wm.skl.plane_ddb[plane_id]) && in skl_ddb_add_affected_planes()
2735 old = &old_crtc_state->wm.skl.plane_ddb[plane_id]; in skl_print_wm_changes()
2736 new = &new_crtc_state->wm.skl.plane_ddb[plane_id]; in skl_print_wm_changes()
3085 &crtc_state->wm.skl.plane_ddb[plane_id]; in skl_wm_get_hw_state()
[all …]
A Dintel_plane.c815 if (skl_ddb_allocation_overlaps(&crtc_state->wm.skl.plane_ddb[plane_id], in skl_next_plane_to_commit()
822 ddb[plane_id] = crtc_state->wm.skl.plane_ddb[plane_id]; in skl_next_plane_to_commit()
932 memcpy(ddb, old_crtc_state->wm.skl.plane_ddb, in skl_crtc_planes_update_arm()
933 sizeof(old_crtc_state->wm.skl.plane_ddb)); in skl_crtc_planes_update_arm()
A Dintel_display_debugfs.c668 entry = &crtc_state->wm.skl.plane_ddb[plane_id]; in i915_ddb_info()
674 entry = &crtc_state->wm.skl.plane_ddb[PLANE_CURSOR]; in i915_ddb_info()
A Dintel_cursor.c635 &crtc_state->wm.skl.plane_ddb[plane_id]; in skl_write_cursor_wm()
A Dintel_display_types.h888 struct skl_ddb_entry plane_ddb[I915_MAX_PLANES]; member
A Dintel_bw.c1344 &crtc_state->wm.skl.plane_ddb[plane_id], in skl_crtc_calc_dbuf_bw()
A Dskl_universal_plane.c835 &crtc_state->wm.skl.plane_ddb[plane_id]; in skl_write_plane_wm()

Completed in 39 milliseconds