Home
last modified time | relevance | path

Searched refs:pll_ctl (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/i915/display/
A Dvlv_dsi_pll.c125 u32 pll_ctl, pll_div; in vlv_dsi_pclk() local
130 pll_ctl = config->dsi_pll.ctrl; in vlv_dsi_pclk()
134 pll_ctl &= DSI_PLL_P1_POST_DIV_MASK; in vlv_dsi_pclk()
135 pll_ctl = pll_ctl >> (DSI_PLL_P1_POST_DIV_SHIFT - 2); in vlv_dsi_pclk()
145 while (pll_ctl) { in vlv_dsi_pclk()
146 pll_ctl = pll_ctl >> 1; in vlv_dsi_pclk()
326 u32 pll_ctl, pll_div; in vlv_dsi_get_pclk() local
331 pll_ctl = vlv_cck_read(display->drm, CCK_REG_DSI_PLL_CONTROL); in vlv_dsi_get_pclk()
335 config->dsi_pll.ctrl = pll_ctl & ~DSI_PLL_LOCK; in vlv_dsi_get_pclk()
/drivers/ata/
A Dpata_pdc2027x.c503 u16 pll_ctl; in pdc_adjust_pll() local
521 pll_ctl = ioread16(mmio_base + PDC_PLL_CTL); in pdc_adjust_pll()
523 dev_dbg(host->dev, "pll_ctl[%X]\n", pll_ctl); in pdc_adjust_pll()
556 pll_ctl = (R << 8) | F; in pdc_adjust_pll()
558 dev_dbg(host->dev, "Writing pll_ctl[%X]\n", pll_ctl); in pdc_adjust_pll()
560 iowrite16(pll_ctl, mmio_base + PDC_PLL_CTL); in pdc_adjust_pll()
570 pll_ctl = ioread16(mmio_base + PDC_PLL_CTL); in pdc_adjust_pll()
572 dev_dbg(host->dev, "pll_ctl[%X]\n", pll_ctl); in pdc_adjust_pll()
/drivers/video/fbdev/
A Dacornfb.h76 u_int pll_ctl; member
A Dacornfb.c162 vidc_writel(0xd0000000 | vidc.pll_ctl); in acornfb_set_timing()
239 printk(KERN_DEBUG " PLL Ctrl (D) : 0x%08X\n", vidc.pll_ctl); in acornfb_set_timing()

Completed in 10 milliseconds