Home
last modified time | relevance | path

Searched refs:pll_init (Results 1 – 14 of 14) sorted by relevance

/drivers/clk/baikal-t1/
A Dccu-pll.c499 struct ccu_pll *ccu_pll_hw_register(const struct ccu_pll_init_data *pll_init) in ccu_pll_hw_register() argument
506 if (!pll_init) in ccu_pll_hw_register()
519 pll->reg_ctl = pll_init->base + CCU_PLL_CTL; in ccu_pll_hw_register()
520 pll->reg_ctl1 = pll_init->base + CCU_PLL_CTL1; in ccu_pll_hw_register()
521 pll->sys_regs = pll_init->sys_regs; in ccu_pll_hw_register()
522 pll->id = pll_init->id; in ccu_pll_hw_register()
525 hw_init.name = pll_init->name; in ccu_pll_hw_register()
526 hw_init.flags = pll_init->flags; in ccu_pll_hw_register()
533 if (!pll_init->parent_name) { in ccu_pll_hw_register()
537 parent_data.fw_name = pll_init->parent_name; in ccu_pll_hw_register()
[all …]
/drivers/clk/spear/
A Dclk-vco-pll.c282 struct clk_init_data vco_init, pll_init; in clk_register_vco_pll() local
308 pll->hw.init = &pll_init; in clk_register_vco_pll()
329 pll_init.name = pll_name; in clk_register_vco_pll()
330 pll_init.ops = &clk_pll_ops; in clk_register_vco_pll()
331 pll_init.flags = CLK_SET_RATE_PARENT; in clk_register_vco_pll()
332 pll_init.parent_names = &vco_name; in clk_register_vco_pll()
333 pll_init.num_parents = 1; in clk_register_vco_pll()
/drivers/gpu/drm/msm/dsi/phy/
A Ddsi_phy_7nm.c1217 .pll_init = dsi_pll_7nm_init,
1238 .pll_init = dsi_pll_7nm_init,
1260 .pll_init = dsi_pll_7nm_init,
1279 .pll_init = dsi_pll_7nm_init,
1301 .pll_init = dsi_pll_7nm_init,
1324 .pll_init = dsi_pll_7nm_init,
1347 .pll_init = dsi_pll_7nm_init,
1370 .pll_init = dsi_pll_7nm_init,
1393 .pll_init = dsi_pll_7nm_init,
1416 .pll_init = dsi_pll_7nm_init,
[all …]
A Ddsi_phy_28nm.c878 .pll_init = dsi_pll_28nm_init,
895 .pll_init = dsi_pll_28nm_init,
912 .pll_init = dsi_pll_28nm_init,
930 .pll_init = dsi_pll_28nm_init,
948 .pll_init = dsi_pll_28nm_init,
A Ddsi_phy_14nm.c1047 .pll_init = dsi_pll_14nm_init,
1064 .pll_init = dsi_pll_14nm_init,
1081 .pll_init = dsi_pll_14nm_init,
1096 .pll_init = dsi_pll_14nm_init,
1113 .pll_init = dsi_pll_14nm_init,
A Ddsi_phy.h17 int (*pll_init)(struct msm_dsi_phy *phy); member
A Ddsi_phy_10nm.c1010 .pll_init = dsi_pll_10nm_init,
1028 .pll_init = dsi_pll_10nm_init,
A Ddsi_phy.c717 if (phy->cfg->ops.pll_init) { in dsi_phy_driver_probe()
718 ret = phy->cfg->ops.pll_init(phy); in dsi_phy_driver_probe()
A Ddsi_phy_28nm_8960.c640 .pll_init = dsi_pll_28nm_8960_init,
/drivers/clk/davinci/
A Dpll.c864 davinci_pll_init pll_init = NULL; in davinci_pll_probe() local
868 pll_init = device_get_match_data(dev); in davinci_pll_probe()
869 if (!pll_init && pdev->id_entry) in davinci_pll_probe()
870 pll_init = (void *)pdev->id_entry->driver_data; in davinci_pll_probe()
872 if (!pll_init) { in davinci_pll_probe()
883 return pll_init(dev, base, cfgchip); in davinci_pll_probe()
/drivers/gpu/drm/msm/disp/mdp4/
A Dmdp4_lvds_pll.c129 static struct clk_init_data pll_init = { variable
147 lvds_pll->pll_hw.init = &pll_init; in mpd4_lvds_pll_init()
/drivers/gpu/drm/msm/hdmi/
A Dhdmi_pll_8960.c413 static struct clk_init_data pll_init = { variable
443 pll->clk_hw.init = &pll_init; in msm_hdmi_pll_8960_init()
A Dhdmi_phy_8996.c694 static const struct clk_init_data pll_init = { variable
733 pll->clk_hw.init = &pll_init; in msm_hdmi_pll_8996_init()
A Dhdmi_phy_8998.c698 static const struct clk_init_data pll_init = { variable
737 pll->clk_hw.init = &pll_init; in msm_hdmi_pll_8998_init()

Completed in 33 milliseconds