Home
last modified time | relevance | path

Searched refs:pol (Results 1 – 25 of 56) sorted by relevance

123

/drivers/net/ethernet/microchip/lan966x/
A Dlan966x_police.c19 struct lan966x_tc_policer *pol, in lan966x_police_add() argument
25 pol->rate = DIV_ROUND_UP(pol->rate * 3, 100); in lan966x_police_add()
27 pol->burst = pol->burst ?: 1; in lan966x_police_add()
29 pol->burst = DIV_ROUND_UP(pol->burst, 4096); in lan966x_police_add()
31 if (pol->rate > GENMASK(15, 0) || in lan966x_police_add()
32 pol->burst > GENMASK(6, 0)) in lan966x_police_add()
45 lan_wr(ANA_POL_PIR_CFG_PIR_RATE_SET(pol->rate) | in lan966x_police_add()
46 ANA_POL_PIR_CFG_PIR_BURST_SET(pol->burst), in lan966x_police_add()
141 struct lan966x_tc_policer pol; in lan966x_police_port_add() local
150 memset(&pol, 0, sizeof(pol)); in lan966x_police_port_add()
[all …]
/drivers/net/ethernet/microchip/sparx5/
A Dsparx5_police.c11 struct sparx5_policer *pol) in sparx5_policer_service_conf_set() argument
18 g = ops->get_sdlb_group(pol->group); in sparx5_policer_service_conf_set()
19 idx = pol->idx; in sparx5_policer_service_conf_set()
21 rate = pol->rate * 1000; in sparx5_policer_service_conf_set()
22 burst = pol->burst; in sparx5_policer_service_conf_set()
43 int sparx5_policer_conf_set(struct sparx5 *sparx5, struct sparx5_policer *pol) in sparx5_policer_conf_set() argument
46 switch (pol->type) { in sparx5_policer_conf_set()
48 return sparx5_policer_service_conf_set(sparx5, pol); in sparx5_policer_conf_set()
A Dsparx5_psfp.c197 if (!fm->pol.rate && !fm->pol.burst) in sparx5_sdlb_conf_set()
202 sparx5_policer_conf_set(sparx5, &fm->pol); in sparx5_sdlb_conf_set()
204 return sparx5_sdlb_group_action(sparx5, fm->pol.group, fm->pol.idx); in sparx5_sdlb_conf_set()
273 struct sparx5_policer *pol = &fm->pol; in sparx5_psfp_fm_add() local
277 ret = sparx5_psfp_fm_get(sparx5, uidx, &fm->pol.idx); in sparx5_psfp_fm_add()
284 ret = sparx5_sdlb_group_get_by_rate(sparx5, pol->rate, pol->burst); in sparx5_psfp_fm_add()
288 fm->pol.group = ret; in sparx5_psfp_fm_add()
294 *id = fm->pol.idx; in sparx5_psfp_fm_add()
301 struct sparx5_psfp_fm fm = { .pol.idx = id, in sparx5_psfp_fm_del()
302 .pol.type = SPX5_POL_SERVICE }; in sparx5_psfp_fm_del()
[all …]
A Dsparx5_tc_flower.c745 static int sparx5_tc_flower_parse_act_police(struct sparx5_policer *pol, in sparx5_tc_flower_parse_act_police() argument
749 pol->type = SPX5_POL_SERVICE; in sparx5_tc_flower_parse_act_police()
750 pol->rate = div_u64(act->police.rate_bytes_ps, 1000) * 8; in sparx5_tc_flower_parse_act_police()
751 pol->burst = act->police.burst; in sparx5_tc_flower_parse_act_police()
752 pol->idx = act->hw_index; in sparx5_tc_flower_parse_act_police()
755 if (pol->rate > DIV_ROUND_UP(SPX5_SDLB_GROUP_RATE_MAX, 1000)) { in sparx5_tc_flower_parse_act_police()
1221 err = sparx5_tc_flower_parse_act_police(&fm.pol, act, in sparx5_tc_flower_replace()
1226 tc_pol_idx = fm.pol.idx; in sparx5_tc_flower_replace()
/drivers/cpufreq/
A Dpowernow-k8.c923 struct cpufreq_policy *pol; member
930 struct cpufreq_policy *pol = pta->pol; in powernowk8_target_fn() local
949 pol->cpu, data->powernow_table[newstate].frequency, pol->min, in powernowk8_target_fn()
950 pol->max); in powernowk8_target_fn()
986 struct powernowk8_target_arg pta = { .pol = pol, .newstate = index }; in powernowk8_target()
1036 data->cpu = pol->cpu; in powernowk8_cpu_init()
1047 if (pol->cpu != 0) { in powernowk8_cpu_init()
1057 pol->cpuinfo.transition_latency = ( in powernowk8_cpu_init()
1071 cpumask_copy(pol->cpus, topology_core_cpumask(pol->cpu)); in powernowk8_cpu_init()
1072 data->available_cores = pol->cpus; in powernowk8_cpu_init()
[all …]
/drivers/media/platform/sunxi/sun4i-csi/
A Dsun4i_csi.h25 #define CSI_CFG_VREF_POL(pol) ((pol) << 2) argument
26 #define CSI_CFG_HREF_POL(pol) ((pol) << 1) argument
27 #define CSI_CFG_PCLK_POL(pol) ((pol) << 0) argument
/drivers/irqchip/
A Dirq-tb10x.c44 uint32_t mod, pol, im = data->mask; in tb10x_irq_set_type() local
49 pol = ab_irqctl_readreg(gc, AB_IRQCTL_SRC_POLARITY) | im; in tb10x_irq_set_type()
53 pol ^= im; in tb10x_irq_set_type()
63 pol ^= im; in tb10x_irq_set_type()
76 ab_irqctl_writereg(gc, AB_IRQCTL_SRC_POLARITY, pol); in tb10x_irq_set_type()
A Dirq-mips-gic.c310 unsigned int irq, pol, trig, dual; in gic_set_type() local
318 pol = GIC_POL_FALLING_EDGE; in gic_set_type()
323 pol = GIC_POL_RISING_EDGE; in gic_set_type()
328 pol = 0; /* Doesn't matter */ in gic_set_type()
333 pol = GIC_POL_ACTIVE_LOW; in gic_set_type()
339 pol = GIC_POL_ACTIVE_HIGH; in gic_set_type()
346 change_gic_redir_pol(irq, pol); in gic_set_type()
351 change_gic_pol(irq, pol); in gic_set_type()
/drivers/gpu/drm/fsl-dcu/
A Dfsl_dcu_drm_crtc.c88 unsigned int pol = 0; in fsl_dcu_drm_crtc_mode_set_nofb() local
97 pol |= DCU_SYN_POL_INV_PXCK; in fsl_dcu_drm_crtc_mode_set_nofb()
100 pol |= DCU_SYN_POL_INV_HS_LOW; in fsl_dcu_drm_crtc_mode_set_nofb()
103 pol |= DCU_SYN_POL_INV_VS_LOW; in fsl_dcu_drm_crtc_mode_set_nofb()
116 regmap_write(fsl_dev->regmap, DCU_SYN_POL, pol); in fsl_dcu_drm_crtc_mode_set_nofb()
/drivers/gpu/drm/omapdrm/dss/
A Dhdmi_phy.c37 u8 lane, pol; in hdmi_phy_parse_lanes() local
52 pol = 1; in hdmi_phy_parse_lanes()
56 pol = 0; in hdmi_phy_parse_lanes()
62 phy->lane_polarity[lane] = pol; in hdmi_phy_parse_lanes()
/drivers/video/fbdev/omap2/omapfb/dss/
A Dhdmi_phy.c46 u8 lane, pol; in hdmi_phy_parse_lanes() local
61 pol = 1; in hdmi_phy_parse_lanes()
65 pol = 0; in hdmi_phy_parse_lanes()
71 phy->lane_polarity[lane] = pol; in hdmi_phy_parse_lanes()
/drivers/gpio/
A Dgpio-xlp.c142 int pol, irq_type; in xlp_gpio_set_irq_type() local
147 pol = XLP_GPIO_IRQ_POL_HIGH; in xlp_gpio_set_irq_type()
151 pol = XLP_GPIO_IRQ_POL_LOW; in xlp_gpio_set_irq_type()
155 pol = XLP_GPIO_IRQ_POL_HIGH; in xlp_gpio_set_irq_type()
159 pol = XLP_GPIO_IRQ_POL_LOW; in xlp_gpio_set_irq_type()
166 xlp_gpio_set_reg(priv->gpio_intr_pol, d->hwirq, pol); in xlp_gpio_set_irq_type()
A Dgpio-grgpio.c125 u32 pol; in grgpio_irq_set_type() local
130 pol = 0; in grgpio_irq_set_type()
134 pol = mask; in grgpio_irq_set_type()
138 pol = 0; in grgpio_irq_set_type()
142 pol = mask; in grgpio_irq_set_type()
154 priv->gc.write_reg(priv->regs + GRGPIO_IPOL, ipol | pol); in grgpio_irq_set_type()
A Dgpio-dwapb.c184 u32 pol; in dwapb_toggle_trigger() local
191 pol = dwapb_read(gpio, GPIO_INT_POLARITY); in dwapb_toggle_trigger()
195 pol &= ~BIT(offs); in dwapb_toggle_trigger()
197 pol |= BIT(offs); in dwapb_toggle_trigger()
199 dwapb_write(gpio, GPIO_INT_POLARITY, pol); in dwapb_toggle_trigger()
/drivers/mfd/
A Dwm8350-gpio.c162 static int gpio_set_polarity(struct wm8350 *wm8350, int gpio, int pol) in gpio_set_polarity() argument
164 if (pol == WM8350_GPIO_ACTIVE_HIGH) in gpio_set_polarity()
184 int pol, int pull, int invert, int debounce) in wm8350_gpio_config() argument
206 if (gpio_set_polarity(wm8350, gpio, pol)) in wm8350_gpio_config()
/drivers/net/ethernet/mscc/
A Docelot_police.c203 struct ocelot_policer *pol) in ocelot_port_policer_add() argument
208 if (!pol) in ocelot_port_policer_add()
212 pp.pir = pol->rate; in ocelot_port_policer_add()
213 pp.pbs = pol->burst; in ocelot_port_policer_add()
/drivers/media/pci/zoran/
A Dzr36060.c484 struct vfe_settings *cap, struct vfe_polarity *pol) in zr36060_set_video() argument
508 reg = (!pol->vsync_pol ? ZR060_VPR_VS_POL : 0) in zr36060_set_video()
509 | (!pol->hsync_pol ? ZR060_VPR_HS_POL : 0) in zr36060_set_video()
510 | (pol->field_pol ? ZR060_VPR_FI_POL : 0) in zr36060_set_video()
511 | (pol->blank_pol ? ZR060_VPR_BL_POL : 0) in zr36060_set_video()
512 | (pol->subimg_pol ? ZR060_VPR_S_IMG_POL : 0) in zr36060_set_video()
513 | (pol->poe_pol ? ZR060_VPR_POE_POL : 0) in zr36060_set_video()
514 | (pol->pvalid_pol ? ZR060_VPR_P_VAL_POL : 0) in zr36060_set_video()
515 | (pol->vclk_pol ? ZR060_VPR_VCLK_POL : 0); in zr36060_set_video()
/drivers/media/platform/ti/omap3isp/
A Dispcsiphy.c191 if (lanes->data[i].pol > 1 || lanes->data[i].pos > 3) in omap3isp_csiphy_config()
200 if (lanes->clk.pol > 1 || lanes->clk.pos > 3) in omap3isp_csiphy_config()
249 reg |= (lanes->data[i].pol << in omap3isp_csiphy_config()
257 reg |= lanes->clk.pol << ISPCSI2_PHY_CFG_CLOCK_POL_SHIFT; in omap3isp_csiphy_config()
A Domap3isp.h70 u8 pol; member
/drivers/net/ethernet/mellanox/mlx5/core/en_accel/
A Dipsec_fs.c36 struct mlx5e_ipsec_miss pol; member
55 struct mlx5e_ipsec_miss pol; member
523 pol_dest[0].ft = rx->ft.pol; in mlx5_ipsec_rx_status_create()
684 mlx5_del_flow_rules(rx->pol.rule); in ipsec_rx_policy_destroy()
881 &rx->ft.pol); in ipsec_rx_policy_create()
891 rx->ft.pol = ft; in ipsec_rx_policy_create()
893 err = ipsec_miss_create(mdev, rx->ft.pol, &rx->pol, in ipsec_rx_policy_create()
1310 &tx->ft.pol); in tx_create()
1324 tx->ft.pol = ft; in tx_create()
1327 err = ipsec_miss_create(mdev, tx->ft.pol, &tx->pol, &dest); in tx_create()
[all …]
/drivers/input/touchscreen/
A Dwm97xx-core.c228 enum wm97xx_gpio_pol pol, enum wm97xx_gpio_sticky sticky, in wm97xx_config_gpio() argument
236 if (pol == WM97XX_GPIO_POL_HIGH) in wm97xx_config_gpio()
304 u16 status, pol; in wm97xx_pen_interrupt() local
307 pol = wm97xx_reg_read(wm, AC97_GPIO_POLARITY); in wm97xx_pen_interrupt()
309 if (WM97XX_GPIO_13 & pol & status) { in wm97xx_pen_interrupt()
311 wm97xx_reg_write(wm, AC97_GPIO_POLARITY, pol & in wm97xx_pen_interrupt()
315 wm97xx_reg_write(wm, AC97_GPIO_POLARITY, pol | in wm97xx_pen_interrupt()
/drivers/ssb/
A Ddriver_gpio.c129 u32 pol = chipco_read32(chipco, SSB_CHIPCO_GPIOPOL); in ssb_gpio_irq_chipco_handler() local
130 unsigned long irqs = (val ^ pol) & mask; in ssb_gpio_irq_chipco_handler()
330 u32 pol = ssb_read32(extif->dev, SSB_EXTIF_GPIO_INTPOL); in ssb_gpio_irq_extif_handler() local
331 unsigned long irqs = (val ^ pol) & mask; in ssb_gpio_irq_extif_handler()
/drivers/counter/
A Dti-ecap-capture.c237 size_t idx, enum counter_signal_polarity *pol) in ecap_cnt_pol_read() argument
246 *pol = bitval ? COUNTER_SIGNAL_POLARITY_NEGATIVE : COUNTER_SIGNAL_POLARITY_POSITIVE; in ecap_cnt_pol_read()
253 size_t idx, enum counter_signal_polarity pol) in ecap_cnt_pol_write() argument
258 if (pol == COUNTER_SIGNAL_POLARITY_NEGATIVE) in ecap_cnt_pol_write()
/drivers/bcma/
A Ddriver_gpio.c116 u32 pol = bcma_cc_read32(cc, BCMA_CC_GPIOPOL); in bcma_gpio_irq_handler() local
117 unsigned long irqs = (val ^ pol) & mask; in bcma_gpio_irq_handler()
/drivers/acpi/
A Dresource.c770 u8 pol = p ? ACPI_ACTIVE_LOW : ACPI_ACTIVE_HIGH; in acpi_dev_get_irqresource() local
772 if (triggering != trig || polarity != pol) { in acpi_dev_get_irqresource()
777 pol == polarity ? "" : "(!)"); in acpi_dev_get_irqresource()
779 polarity = pol; in acpi_dev_get_irqresource()

Completed in 74 milliseconds

123