Home
last modified time | relevance | path

Searched refs:power_bit (Results 1 – 4 of 4) sorted by relevance

/drivers/clk/imx/
A Dclk-pllv3.c50 u32 power_bit; member
63 u32 val = readl_relaxed(pll->base) & pll->power_bit; in clk_pllv3_wait_lock()
80 val |= pll->power_bit; in clk_pllv3_prepare()
82 val &= ~pll->power_bit; in clk_pllv3_prepare()
95 val &= ~pll->power_bit; in clk_pllv3_unprepare()
97 val |= pll->power_bit; in clk_pllv3_unprepare()
433 pll->power_bit = BM_PLL_POWER; in imx_clk_hw_pllv3()
461 pll->power_bit = IMX7_ENET_PLL_POWER; in imx_clk_hw_pllv3()
470 pll->power_bit = IMX7_DDR_PLL_POWER; in imx_clk_hw_pllv3()
/drivers/phy/marvell/
A Dphy-berlin-sata.c53 u32 power_bit; member
95 regval &= ~desc->power_bit; in phy_berlin_sata_power_on()
147 regval |= desc->power_bit; in phy_berlin_sata_power_off()
262 phy_desc->power_bit = phy_berlin_power_down_bits[phy_id]; in phy_berlin_sata_probe()
/drivers/tty/serial/
A Dmax310x.c277 u8 power_bit; /* Bit for sleep or power-off mode (active high). */ member
393 max310x_port_update(port, s->devtype->power_reg, s->devtype->power_bit, in max310x_power()
394 on ? 0 : s->devtype->power_bit); in max310x_power()
406 .power_bit = MAX310X_MODE1_FORCESLEEP_BIT,
420 .power_bit = MAX310X_MODE1_FORCESLEEP_BIT,
434 .power_bit = MAX310X_MODE1_FORCESLEEP_BIT,
448 .power_bit = MAX14830_BRGCFG_CLKDIS_BIT,
/drivers/usb/gadget/udc/
A Ddummy_hcd.c437 unsigned int power_bit; in set_link_state() local
448 power_bit = (dummy_hcd_to_hcd(dum_hcd)->speed == HCD_USB3 ? in set_link_state()
456 if ((dum_hcd->port_status & power_bit) == 0 || in set_link_state()
458 unsigned int disconnect = power_bit & in set_link_state()

Completed in 818 milliseconds