Home
last modified time | relevance | path

Searched refs:power_cycle (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/i915/display/
A Dintel_pps.c1415 seq->power_cycle = power_cycle_delay ? (power_cycle_delay - 1) * 1000 : 0; in intel_pps_readout_hw_state()
1427 seq->backlight_off, seq->power_down, seq->power_cycle); in intel_pps_dump_state()
1443 hw.power_cycle != sw->power_cycle) { in intel_pps_verify_state()
1453 delays->power_down || delays->power_cycle; in pps_delays_valid()
1501 vbt->power_cycle = max_t(u16, vbt->power_cycle, msecs_to_pps_units(1300)); in pps_init_delays_vbt()
1504 vbt->power_cycle); in pps_init_delays_vbt()
1522 spec->power_cycle = msecs_to_pps_units(10 + 500); /* T11+T12 */ in pps_init_delays_spec()
1552 assign_final(power_cycle); in pps_init_delays()
1586 final->power_cycle = roundup(final->power_cycle, msecs_to_pps_units(100)); in pps_init_delays()
1668 DIV_ROUND_UP(seq->power_cycle, 1000) + 1)); in pps_init_registers()
[all …]
A Dintel_lvds.c184 pps->delays.power_cycle = val * 1000; in intel_lvds_pps_get_hw_state()
205 pps->delays.power_cycle, pps->delays.backlight_on, in intel_lvds_pps_get_hw_state()
234 DIV_ROUND_UP(pps->delays.power_cycle, 1000) + 1)); in intel_lvds_pps_init_hw()
A Dintel_display_types.h315 u16 power_cycle; /* eDP: T11+T12, LVDS: T7+T4 */ member
A Dintel_bios.c1414 pps->power_cycle = edp_pps->t11_t12; in vbt_edp_to_pps_delays()
/drivers/platform/x86/
A Dsilicom-platform.c57 static unsigned int power_cycle; variable
676 return sysfs_emit(buf, "%u\n", power_cycle); in power_cycle_show()
702 power_cycle = power_cycle_cmd; in power_cycle_store()
709 static DEVICE_ATTR_RW(power_cycle);
/drivers/mmc/core/
A Dcore.c1231 goto power_cycle; in mmc_set_uhs_voltage()
1243 goto power_cycle; in mmc_set_uhs_voltage()
1252 goto power_cycle; in mmc_set_uhs_voltage()
1265 power_cycle: in mmc_set_uhs_voltage()

Completed in 38 milliseconds