Home
last modified time | relevance | path

Searched refs:pp_smu_nv_clock_table (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dml/dcn20/
A Ddcn20_fpu.h56 struct pp_smu_nv_clock_table max_clocks);
59 struct pp_smu_nv_clock_table *max_clocks,
A Ddcn20_fpu.c1850 struct pp_smu_nv_clock_table *max_clocks, in dcn20_update_bounding_box()
1915 struct pp_smu_nv_clock_table max_clocks) in dcn20_cap_soc_clocks()
/drivers/gpu/drm/amd/display/dc/
A Ddm_pp_smu.h153 struct pp_smu_nv_clock_table { struct
225 struct pp_smu_nv_clock_table *max_clocks);
/drivers/gpu/drm/amd/pm/swsmu/inc/
A Dsmu_v11_0.h238 struct pp_smu_nv_clock_table *max_clocks);
A Dsmu_v13_0.h208 struct pp_smu_nv_clock_table *max_clocks);
A Damdgpu_smu.h1200 …int (*get_max_sustainable_clocks_by_dc)(struct smu_context *smu, struct pp_smu_nv_clock_table *max…
/drivers/gpu/drm/amd/include/
A Dkgd_pp_interface.h360 struct pp_smu_nv_clock_table;
506 struct pp_smu_nv_clock_table *max_clocks);
/drivers/gpu/drm/amd/pm/inc/
A Damdgpu_dpm.h603 struct pp_smu_nv_clock_table *max_clocks);
/drivers/gpu/drm/amd/display/amdgpu_dm/
A Damdgpu_dm_pp_smu.c692 struct pp_smu *pp, struct pp_smu_nv_clock_table *max_clocks) in pp_nv_get_maximum_sustainable_clocks()
/drivers/gpu/drm/amd/pm/swsmu/smu11/
A Dsmu_v11_0.c1521 struct pp_smu_nv_clock_table *max_clocks) in smu_v11_0_get_max_sustainable_clocks_by_dc()
/drivers/gpu/drm/amd/pm/
A Damdgpu_dpm.c1988 struct pp_smu_nv_clock_table *max_clocks) in amdgpu_dpm_get_max_sustainable_clocks_by_dc()
/drivers/gpu/drm/amd/pm/swsmu/smu13/
A Dsmu_v13_0.c1418 struct pp_smu_nv_clock_table *max_clocks) in smu_v13_0_get_max_sustainable_clocks_by_dc()
/drivers/gpu/drm/amd/display/dc/resource/dcn20/
A Ddcn20_resource.c2348 struct pp_smu_nv_clock_table max_clocks = {0}; in init_soc_bounding_box()
/drivers/gpu/drm/amd/pm/swsmu/
A Damdgpu_smu.c3582 struct pp_smu_nv_clock_table *max_clocks) in smu_get_max_sustainable_clocks_by_dc()

Completed in 706 milliseconds