Home
last modified time | relevance | path

Searched refs:pre_emphasis (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/tegra/
A Ddp.c382 request->pre_emphasis[i] = 0; in drm_dp_link_train_init()
383 adjust->pre_emphasis[i] = 0; in drm_dp_link_train_init()
414 pe = request->pre_emphasis; in drm_dp_link_apply_training()
500 adjust->pre_emphasis[i] = in drm_dp_link_get_adjustments()
520 if (request->pre_emphasis[i] != adjust->pre_emphasis[i]) in drm_dp_link_train_adjust()
521 request->pre_emphasis[i] = adjust->pre_emphasis[i]; in drm_dp_link_train_adjust()
A Ddp.h87 unsigned int pre_emphasis[4]; member
A Dsor.c392 const u8 (*pre_emphasis)[4][4]; member
807 u32 voltage_swing = 0, pre_emphasis = 0, post_cursor = 0; in tegra_sor_dp_link_apply_training() local
814 u8 pe = link->train.request.pre_emphasis[i]; in tegra_sor_dp_link_apply_training()
819 pre_emphasis |= soc->pre_emphasis[pc][vs][pe] << shift; in tegra_sor_dp_link_apply_training()
857 tegra_sor_writel(sor, pre_emphasis, SOR_LANE_PREEMPHASIS0); in tegra_sor_dp_link_apply_training()
3404 .pre_emphasis = tegra124_sor_pre_emphasis,
3444 .pre_emphasis = tegra132_sor_pre_emphasis,
3485 .pre_emphasis = tegra124_sor_pre_emphasis,
3505 .pre_emphasis = tegra124_sor_pre_emphasis,
3588 .pre_emphasis = tegra186_sor_pre_emphasis,
[all …]
/drivers/gpu/drm/bridge/
A Dtc358767.c386 u8 pre_emphasis[2]; member
1110 FIELD_PREP(DP0_SRCCTRL_PRE0, tc->pre_emphasis[0]) | in tc_main_link_enable()
1111 FIELD_PREP(DP0_SRCCTRL_PRE1, tc->pre_emphasis[1])); in tc_main_link_enable()
1118 FIELD_PREP(DP1_SRCCTRL_PRE, tc->pre_emphasis[1])); in tc_main_link_enable()
1238 FIELD_PREP(DP0_SRCCTRL_PRE0, tc->pre_emphasis[0]) | in tc_main_link_enable()
1239 FIELD_PREP(DP0_SRCCTRL_PRE1, tc->pre_emphasis[1])); in tc_main_link_enable()
1275 FIELD_PREP(DP0_SRCCTRL_PRE0, tc->pre_emphasis[0]) | in tc_main_link_enable()
2429 tc->pre_emphasis, in tc_probe_bridge_endpoint()
2430 ARRAY_SIZE(tc->pre_emphasis)); in tc_probe_bridge_endpoint()
2432 if (tc->pre_emphasis[0] < 0 || tc->pre_emphasis[0] > 2 || in tc_probe_bridge_endpoint()
[all …]
A Dite-it6505.c493 u8 pre_emphasis[MAX_LANE_COUNT]; member
1845 u8 *pre_emphasis = lane_voltage_pre_emphasis->pre_emphasis; in step_train_lane_voltage_para_set() local
1855 pre_emphasis[i] &= 0x03; in step_train_lane_voltage_para_set()
1856 lane_voltage_pre_emphasis_set[i] |= pre_emphasis[i] in step_train_lane_voltage_para_set()
1912 lane_voltage_pre_emphasis->pre_emphasis[j] = in it6505_step_cr_train()
1927 lane_voltage_pre_emphasis->pre_emphasis[j]; in it6505_step_cr_train()
1935 ->pre_emphasis[j]; in it6505_step_cr_train()
1985 lane_voltage_pre_emphasis->pre_emphasis[i] = in it6505_step_eq_train()
1991 lane_voltage_pre_emphasis->pre_emphasis[i] > in it6505_step_eq_train()
1995 ->pre_emphasis[i]; in it6505_step_eq_train()
[all …]
/drivers/gpu/drm/amd/display/dc/link/protocols/
A Dlink_dp_training.c292 enum dc_pre_emphasis pre_emphasis; in get_max_pre_emphasis_for_voltage_swing() local
293 pre_emphasis = PRE_EMPHASIS_MAX_LEVEL; in get_max_pre_emphasis_for_voltage_swing()
296 pre_emphasis = voltage_swing_to_pre_emphasis[voltage]; in get_max_pre_emphasis_for_voltage_swing()
298 return pre_emphasis; in get_max_pre_emphasis_for_voltage_swing()
686 lt_settings->pre_emphasis == NULL && in override_lane_settings()
695 if (lt_settings->pre_emphasis) in override_lane_settings()
696 lane_settings[lane].PRE_EMPHASIS = *lt_settings->pre_emphasis; in override_lane_settings()
735 if (overrides->pre_emphasis != NULL) in override_training_settings()
736 lt_settings->pre_emphasis = overrides->pre_emphasis; in override_training_settings()
756 lt_settings->pre_emphasis != NULL ? in override_training_settings()
[all …]
/drivers/gpu/drm/bridge/analogix/
A Danalogix_dp_core.c367 u8 voltage_swing, pre_emphasis, training_lane; in analogix_dp_get_adjust_training_lane() local
373 pre_emphasis = analogix_dp_get_adjust_request_pre_emphasis( in analogix_dp_get_adjust_training_lane()
376 DPCD_PRE_EMPHASIS_SET(pre_emphasis); in analogix_dp_get_adjust_training_lane()
380 if (pre_emphasis == PRE_EMPHASIS_LEVEL_3) in analogix_dp_get_adjust_training_lane()
390 u8 voltage_swing, pre_emphasis, training_lane; in analogix_dp_process_clock_recovery() local
425 pre_emphasis = analogix_dp_get_adjust_request_pre_emphasis(adjust_request, lane); in analogix_dp_process_clock_recovery()
428 DPCD_PRE_EMPHASIS_GET(training_lane) == pre_emphasis) in analogix_dp_process_clock_recovery()
433 pre_emphasis == PRE_EMPHASIS_LEVEL_3) { in analogix_dp_process_clock_recovery()
436 voltage_swing, pre_emphasis); in analogix_dp_process_clock_recovery()
/drivers/gpu/drm/bridge/cadence/
A Dcdns-mhdp8546-core.c867 max_pre_emph = CDNS_PRE_EMPHASIS(mhdp->host.pre_emphasis) in cdns_mhdp_get_adjust_train()
917 unsigned int lane, u8 pre_emphasis) in cdns_mhdp_set_adjust_request_pre_emphasis() argument
925 link_status[idx] |= pre_emphasis << s; in cdns_mhdp_set_adjust_request_pre_emphasis()
931 u8 max_pre = CDNS_PRE_EMPHASIS(mhdp->host.pre_emphasis); in cdns_mhdp_adjust_requested_eq()
945 if (mhdp->host.pre_emphasis & CDNS_FORCE_PRE_EMPHASIS) in cdns_mhdp_adjust_requested_eq()
1043 const u8 max_pre = CDNS_PRE_EMPHASIS(mhdp->host.pre_emphasis); in cdns_mhdp_adjust_requested_cr()
1053 val = mhdp->host.pre_emphasis & CDNS_FORCE_PRE_EMPHASIS ? in cdns_mhdp_adjust_requested_cr()
1067 const u8 max_pre = CDNS_PRE_EMPHASIS(mhdp->host.pre_emphasis); in cdns_mhdp_validate_cr()
1319 mhdp->host.pre_emphasis = CDNS_PRE_EMPHASIS(3); in cdns_mhdp_fill_host_caps()
A Dcdns-mhdp8546-core.h290 u8 pre_emphasis; member
/drivers/gpu/drm/amd/display/include/
A Dlink_service_types.h73 enum dc_pre_emphasis *pre_emphasis; member
/drivers/phy/mediatek/
A Dphy-mtk-tphy.c334 int pre_emphasis; member
1147 &instance->pre_emphasis); in phy_parse_property()
1152 dev_dbg(dev, "pre-emp:%d\n", instance->pre_emphasis); in phy_parse_property()
1189 if (instance->pre_emphasis) in u2_phy_props_set()
1191 instance->pre_emphasis); in u2_phy_props_set()
/drivers/phy/xilinx/
A Dphy-zynqmp.c559 static const u8 pre_emphasis[4][4] = { in xpsgtr_phy_configure_dp() local
567 xpsgtr_write_phy(gtr_phy, L0_TX_ANA_TM_18, pre_emphasis[pre][voltage]); in xpsgtr_phy_configure_dp()
/drivers/gpu/drm/rockchip/
A Dinno_hdmi.c398 u8 pre_emphasis; member
595 hdmi_writeb(hdmi, HDMI_PHY_PRE_EMPHASIS, phy_config->pre_emphasis); in inno_hdmi_power_up()
/drivers/gpu/drm/amd/display/dc/
A Ddc_dp_types.h192 enum dc_pre_emphasis *pre_emphasis; member

Completed in 71 milliseconds