Home
last modified time | relevance | path

Searched refs:psr_settings (Results 1 – 25 of 29) sorted by relevance

12

/drivers/gpu/drm/amd/display/amdgpu_dm/
A Damdgpu_dm_psr.c69 link->psr_settings.psr_feature_enabled = false; in amdgpu_dm_set_psr_caps()
74 link->psr_settings.psr_feature_enabled = false; in amdgpu_dm_set_psr_caps()
79 link->psr_settings.psr_version = DC_PSR_VERSION_UNSUPPORTED; in amdgpu_dm_set_psr_caps()
80 link->psr_settings.psr_feature_enabled = false; in amdgpu_dm_set_psr_caps()
84 link->psr_settings.psr_version = DC_PSR_VERSION_SU_1; in amdgpu_dm_set_psr_caps()
86 link->psr_settings.psr_version = DC_PSR_VERSION_1; in amdgpu_dm_set_psr_caps()
88 link->psr_settings.psr_feature_enabled = true; in amdgpu_dm_set_psr_caps()
122 if (link->psr_settings.psr_version == DC_PSR_VERSION_SU_1) { in amdgpu_dm_link_setup_psr()
184 if (link->psr_settings.psr_version < DC_PSR_VERSION_SU_1) in amdgpu_dm_psr_enable()
239 if (link->psr_settings.psr_feature_enabled && in amdgpu_dm_psr_is_active_allowed()
[all …]
A Damdgpu_dm_crtc.c133 link->psr_settings.psr_allow_active); in amdgpu_dm_crtc_set_panel_sr_feature()
146 if (link->psr_settings.psr_version < DC_PSR_VERSION_SU_1 && is_sr_active) in amdgpu_dm_crtc_set_panel_sr_feature()
148 } else if (link->psr_settings.psr_feature_enabled && !vrr_active && in amdgpu_dm_crtc_set_panel_sr_feature()
A Damdgpu_dm.c5270 link->psr_settings.psr_feature_enabled = false; in amdgpu_dm_initialize_drm_device()
5271 link->psr_settings.psr_version = DC_PSR_VERSION_UNSUPPORTED; in amdgpu_dm_initialize_drm_device()
5324 link->psr_settings.psr_feature_enabled, in amdgpu_dm_initialize_drm_device()
5325 link->psr_settings.psr_version, in amdgpu_dm_initialize_drm_device()
8753 if (acrtc_state->stream->link->psr_settings.psr_version < in manage_dm_interrupts()
9248 struct psr_settings *psr = &acrtc_state->stream->link->psr_settings; in amdgpu_dm_enable_self_refresh()
9433 if (acrtc_state->stream->link->psr_settings.psr_feature_enabled || in amdgpu_dm_commit_planes()
9438 acrtc_state->stream->link->psr_settings.psr_version == in amdgpu_dm_commit_planes()
9455 acrtc_state->stream->link->psr_settings.psr_dirty_rects_change_timestamp_ns = in amdgpu_dm_commit_planes()
9457 if (acrtc_state->stream->link->psr_settings.psr_allow_active) in amdgpu_dm_commit_planes()
[all …]
A Damdgpu_dm_crc.c512 if (stream_state->link->psr_settings.psr_version < DC_PSR_VERSION_SU_1) in amdgpu_dm_crtc_configure_crc_source()
A Damdgpu_dm_debugfs.c1074 seq_printf(m, "Driver support: %s", str_yes_no(link->psr_settings.psr_feature_enabled)); in psr_capability_show()
1075 if (link->psr_settings.psr_version) in psr_capability_show()
1076 seq_printf(m, " [0x%02x]", link->psr_settings.psr_version); in psr_capability_show()
/drivers/gpu/drm/amd/display/dc/link/protocols/
A Dlink_edp_panel_control.c605 link->psr_settings.psr_power_opt = *power_opts; in edp_set_psr_allow_active()
617 link->psr_settings.psr_allow_active = *allow_active; in edp_set_psr_allow_active()
619 if (!link->psr_settings.psr_allow_active) in edp_set_psr_allow_active()
625 link->psr_settings.psr_feature_enabled) in edp_set_psr_allow_active()
643 if (psr != NULL && link->psr_settings.psr_feature_enabled) in edp_get_psr_state()
773 if (link->psr_settings.psr_vtotal_control_support) { in edp_setup_psr()
876 link->psr_settings.psr_power_opt = 0; in edp_setup_psr()
877 link->psr_settings.psr_allow_active = 0; in edp_setup_psr()
885 if (link->psr_settings.psr_feature_enabled == 0) in edp_setup_psr()
902 if (psr != NULL && link->psr_settings.psr_feature_enabled) in edp_get_psr_residency()
[all …]
A Dlink_dp_irq_handler.c126 if (!link->psr_settings.psr_feature_enabled) in handle_hpd_irq_psr_sink()
167 if (link->psr_settings.psr_allow_active) { in handle_hpd_irq_psr_sink()
/drivers/gpu/drm/amd/display/dc/dce/
A Ddmub_psr.c145 if (stream->link->psr_settings.psr_version == DC_PSR_VERSION_UNSUPPORTED) in dmub_psr_set_version()
151 switch (stream->link->psr_settings.psr_version) { in dmub_psr_set_version()
392 link->psr_settings.force_ffu_mode = 1; in dmub_psr_copy_settings()
394 copy_settings_data->force_ffu_mode = link->psr_settings.force_ffu_mode; in dmub_psr_copy_settings()
410 if (link->psr_settings.psr_version == DC_PSR_VERSION_1 && in dmub_psr_copy_settings()
423 link->psr_settings.power_down_phy_before_disable_stream; in dmub_psr_copy_settings()
A Ddmub_hw_lock_mgr.c70 if (link->psr_settings.psr_version == DC_PSR_VERSION_SU_1) in should_use_dmub_lock()
77 if (link->psr_settings.psr_version == DC_PSR_VERSION_1) { in should_use_dmub_lock()
/drivers/gpu/drm/amd/display/dc/clk_mgr/
A Dclk_mgr.c112 if (!edp_link->psr_settings.psr_feature_enabled) in clk_mgr_exit_optimized_pwr_state()
114 clk_mgr->psr_allow_active_cache = edp_link->psr_settings.psr_allow_active; in clk_mgr_exit_optimized_pwr_state()
133 if (!edp_link->psr_settings.psr_feature_enabled) in clk_mgr_optimize_pwr_state()
/drivers/gpu/drm/amd/display/modules/info_packet/
A Dinfo_packet.c150 if (stream->link->psr_settings.psr_version == DC_PSR_VERSION_SU_1) in mod_build_vsc_infopacket()
154 else if (stream->link->psr_settings.psr_version == DC_PSR_VERSION_1) in mod_build_vsc_infopacket()
/drivers/gpu/drm/amd/display/modules/power/
A Dpower_helpers.c914 link->psr_settings.psr_frame_capture_indication_req = true; in mod_power_calc_psr_configs()
915 link->psr_settings.psr_sdp_transmit_line_num_deadline = num_vblank_lines; in mod_power_calc_psr_configs()
920 link->psr_settings.psr_frame_capture_indication_req = false; in mod_power_calc_psr_configs()
921 link->psr_settings.psr_sdp_transmit_line_num_deadline = sdp_tx_deadline_in_us / line_time_in_us; in mod_power_calc_psr_configs()
924 …psr_config->psr_sdp_transmit_line_num_deadline = link->psr_settings.psr_sdp_transmit_line_num_dead… in mod_power_calc_psr_configs()
928 psr_config->psr_frame_capture_indication_req = link->psr_settings.psr_frame_capture_indication_req; in mod_power_calc_psr_configs()
/drivers/gpu/drm/amd/display/dc/link/
A Dlink_factory.c734 link->psr_settings.psr_vtotal_control_support = false; in construct_phy()
735 link->psr_settings.psr_version = DC_PSR_VERSION_UNSUPPORTED; in construct_phy()
816 link->psr_settings.psr_version = DC_PSR_VERSION_UNSUPPORTED; in construct_dpia()
/drivers/gpu/drm/amd/display/dc/dml/dcn351/
A Ddcn351_fpu.c627 bool is_psr = (link && (link->psr_settings.psr_version == DC_PSR_VERSION_1 || in dcn351_decide_zstate_support()
628 … link->psr_settings.psr_version == DC_PSR_VERSION_SU_1) && !link->panel_config.psr.disable_psr); in dcn351_decide_zstate_support()
/drivers/gpu/drm/amd/display/dc/dml/dcn35/
A Ddcn35_fpu.c594 bool is_psr = (link && (link->psr_settings.psr_version == DC_PSR_VERSION_1 || in dcn35_decide_zstate_support()
595 … link->psr_settings.psr_version == DC_PSR_VERSION_SU_1) && !link->panel_config.psr.disable_psr); in dcn35_decide_zstate_support()
/drivers/gpu/drm/amd/display/dc/hwss/dce60/
A Ddce60_hwseq.c97 if (pipe_ctx->stream->link->psr_settings.psr_feature_enabled) in dce60_should_enable_fbc()
/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
A Ddcn32_hwseq.c204 (dc->current_state->streams[i]->link->psr_settings.psr_version == DC_PSR_VERSION_UNSUPPORTED)) in dcn32_check_no_memory_request_for_cab()
267 dc->current_state->streams[i]->link->psr_settings.psr_version != DC_PSR_VERSION_UNSUPPORTED && in dcn32_apply_idle_power_optimizations()
704 pipe->stream->link->psr_settings.psr_version == DC_PSR_VERSION_UNSUPPORTED && in dcn32_update_mall_sel()
/drivers/gpu/drm/amd/display/dc/
A Ddc.h1609 struct psr_settings psr_settings; member
A Ddc_types.h1024 struct psr_settings { struct
A Ddc_dmub_srv.c1015 if ((pipe_ctx->stream->link->psr_settings.psr_version == DC_PSR_VERSION_SU_1 || in dc_dmub_should_update_cursor_data()
1016 pipe_ctx->stream->link->psr_settings.psr_version == DC_PSR_VERSION_1) && in dc_dmub_should_update_cursor_data()
/drivers/gpu/drm/amd/display/dc/resource/dcn32/
A Ddcn32_resource_helpers.c237 if (pipe->stream && pipe->stream->link->psr_settings.psr_version != DC_PSR_VERSION_UNSUPPORTED) { in dcn32_is_psr_capable()
/drivers/gpu/drm/amd/display/dc/core/
A Ddc.c285 link->psr_settings.psr_version = DC_PSR_VERSION_UNSUPPORTED; in create_links()
3705 if ((stream->link->psr_settings.psr_version == DC_PSR_VERSION_SU_1 in dc_dmub_should_send_dirty_rect_cmd()
3706 || stream->link->psr_settings.psr_version == DC_PSR_VERSION_1) in dc_dmub_should_send_dirty_rect_cmd()
5614 if (link->psr_settings.psr_feature_enabled) { in dc_set_psr_allow_active()
5615 if (enable && !link->psr_settings.psr_allow_active) { in dc_set_psr_allow_active()
5619 } else if (!enable && link->psr_settings.psr_allow_active) { in dc_set_psr_allow_active()
6224 if (link->psr_settings.psr_feature_enabled) in dc_notify_vsync_int_state()
/drivers/gpu/drm/amd/display/dc/hwss/dcn35/
A Ddcn35_hwseq.c657 (link->psr_settings.psr_version == DC_PSR_VERSION_1 || in dcn35_apply_idle_power_optimizations()
658 link->psr_settings.psr_version == DC_PSR_VERSION_SU_1); in dcn35_apply_idle_power_optimizations()
/drivers/gpu/drm/amd/display/dc/hwss/dcn30/
A Ddcn30_hwseq.c965 stream->link->psr_settings.psr_version == DC_PSR_VERSION_UNSUPPORTED && in dcn30_apply_idle_power_optimizations()
/drivers/gpu/drm/amd/display/dc/dml/dcn20/
A Ddcn20_fpu.c1088 bool is_psr = (link && (link->psr_settings.psr_version == DC_PSR_VERSION_1 || in decide_zstate_support()
1089 … link->psr_settings.psr_version == DC_PSR_VERSION_SU_1) && !link->panel_config.psr.disable_psr); in decide_zstate_support()

Completed in 878 milliseconds

12