| /drivers/memory/ |
| A D | ti-emif-sram-pm.S | 77 ldr r1, [r0, #EMIF_COS_CONFIG] 119 ldr r1, [r3, r5] 120 str r1, [r4, r5] 216 ldr r1, [r3, r5] 217 str r1, [r4, r5] 296 bic r1, r1, #EMIF_POWER_MGMT_SELF_REFRESH_MODE_MASK 297 orr r1, r1, #EMIF_POWER_MGMT_SELF_REFRESH_MODE 324 bic r1, r1, #EMIF_POWER_MGMT_SELF_REFRESH_MODE_MASK 325 orr r1, r1, #EMIF_POWER_MGMT_SELF_REFRESH_MODE 327 bic r1, r1, #EMIF_POWER_MGMT_SELF_REFRESH_MODE_MASK [all …]
|
| /drivers/s390/cio/ |
| A D | ioasm.c | 21 unsigned long r1 = *(unsigned int *)&schid; in __stsch() local 33 : [r1] "d" (r1) in __stsch() 51 unsigned long r1 = *(unsigned int *)&schid; in __msch() local 63 : [r1] "d" (r1), [addr] "Q" (*addr) in __msch() 80 unsigned long r1 = *(unsigned int *)&schid; in __tsch() local 88 : [r1] "d" (r1) in __tsch() 117 : [r1] "d" (r1), [addr] "Q" (*addr) in __ssch() 143 : [r1] "d" (r1) in __csch() 207 : [r1] "d" (r1) in __rsch() 232 : [r1] "d" (r1) in __hsch() [all …]
|
| /drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/ |
| A D | host.fuc | 69 cmp b32 $r1 $r2 84 add b32 $r1 0x1 102 cmp b32 $r14 $r1 110 cmp b32 $r1 $r2 136 mov $r1 #fifo_qsize 137 shl b32 $r1 16 138 or $r1 #fifo_queue 141 mov $r1 #rfifo_qsize 142 shl b32 $r1 16 143 or $r1 #rfifo_queue [all …]
|
| A D | idle.fuc | 56 nv_iord($r1, NV_PPWR_DSCRATCH(1)) 57 add b32 $r1 1 58 nv_iowr(NV_PPWR_DSCRATCH(1), $r1) 62 mov $r1 #proc_list_head 67 push $r1 68 mov b32 $r14 $r1 70 pop $r1 76 add b32 $r1 #proc_size 77 cmp b32 $r1 $r15
|
| A D | memx.fuc | 172 ld b32 $r6 D[$r1 + 0x00] 197 add b32 $r1 0x4 210 add b32 $r1 0x4 224 ld b32 $r6 D[$r1 + 0x00] 226 add b32 $r1 0x08 248 add b32 $r1 0x10 261 add b32 $r1 0x04 371 mov b32 $r1 $r12 376 ld b32 $r3 D[$r1] 377 add b32 $r1 4 [all …]
|
| A D | kernel.fuc | 502 nv_iord($r1, NV_PPWR_CAPS) 503 extr $r1 $r1 9:17 504 shl b32 $r1 8 505 mov $sp $r1 515 imm32($r1, 0xe0) 526 imm32($r1, #intr) 527 and $r1 0xffff 528 mov $iv0 $r1 532 mov $r1 1 539 cmp b32 $r1 0 [all …]
|
| A D | i2c_.fuc | 81 // $r1 - scl line 86 nv_iowr(NV_PPWR_OUTPUT_SET, $r1) 89 nv_iowr(NV_PPWR_OUTPUT_CLR, $r1) 104 and $r3 $r1 204 // $r1 - scl line 219 // $r1 - scl line 313 extr $r1 $r12 I2C__MSG_DATA0_PORT 314 shl b32 $r1 2 317 add b32 $r3 $r1 #i2c_sda_map 319 add b32 $r3 $r1 #i2c_scl_map [all …]
|
| A D | arith.fuc | 53 push $r1 // A_hi 58 shr b32 $r1 $r14 16 68 mulu $r3 $r1 $r13 // tmp0 = A_hi * B_lo 86 mulu $r3 $r1 $r2 // tmp0 = A_hi * B_hi 92 pop $r1
|
| /drivers/gpu/drm/nouveau/nvkm/engine/gr/fuc/ |
| A D | hub.fuc | 75 extr $r1 $r1 9:17 76 shl b32 $r1 8 77 mov $sp $r1 84 mov $r1 #ih 85 mov $iv0 $r1 128 mov $r1 1 130 sub b32 $r1 1 135 mov $r1 256 215 bset $r1 31 508 or $r1 $r2 [all …]
|
| /drivers/ata/pata_parport/ |
| A D | comm.c | 45 w2(6); l = r1(); w0(0x80); h = r1(); w2(4); in comm_read_regr() 56 w3(r+0x20); (void)r1(); in comm_read_regr() 76 w3(r); (void)r1(); w4(val); in comm_write_regr() 107 w0(0); w2(6); l = r1(); in comm_read_block() 108 w0(0x80); h = r1(); w2(4); in comm_read_block() 122 w3(0x68); (void)r1(); w2(0x24); in comm_read_block() 128 w3(0x68); (void)r1(); w2(0x24); in comm_read_block() 134 w3(0x68); (void)r1(); w2(0x24); in comm_read_block() 159 w3(0x48); (void)r1(); in comm_write_block() 164 w3(0x48); (void)r1(); in comm_write_block() [all …]
|
| A D | fit2.c | 56 w0(0); a = r1(); in fit2_read_regr() 57 w0(1); b = r1(); in fit2_read_regr() 71 w0(0); a = r1(); w0(1); b = r1(); in fit2_read_block() 72 w0(3); c = r1(); w0(2); d = r1(); in fit2_read_block() 77 a = r1(); w0(3); b = r1(); in fit2_read_block() 78 w0(1); c = r1(); w0(0); d = r1(); in fit2_read_block()
|
| A D | ktti.c | 43 a = r1(); w2(0xc); b = r1(); w2(9); w2(0xc); w2(9); in ktti_read_regr() 53 a = r1(); w2(0xc); b = r1(); w2(9); in ktti_read_block() 55 a = r1(); w2(0xc); b = r1(); w2(9); in ktti_read_block()
|
| A D | aten.c | 46 a = r1(); w0(0x10); b = r1(); w2(0xc); in aten_read_regr() 70 a = r1(); w0(0x58); b = r1(); in aten_read_block() 71 w2(0); d = r1(); w0(0x48); c = r1(); in aten_read_block()
|
| A D | fit3.c | 61 w2(0xd); a = r1(); in fit3_read_regr() 62 w2(0xf); b = r1(); in fit3_read_regr() 89 w2(0xd); a = r1(); in fit3_read_block() 90 w2(0xf); b = r1(); in fit3_read_block() 91 w2(0xc); c = r1(); in fit3_read_block() 92 w2(0xe); d = r1(); in fit3_read_block()
|
| A D | bpck.c | 47 l = r1(); in bpck_read_regr() 49 h = r1(); in bpck_read_regr() 161 t2(4); l = r1(); in bpck_read_block() 162 t2(4); h = r1(); in bpck_read_block() 217 o1 = r1()&0xf8; in bpck_probe_unit() 221 t2(2); t = r1()&0xf8; in bpck_probe_unit() 225 s = r1() & 0xf8; in bpck_probe_unit() 313 t2(4); l = r1(); in bpck_test_proto() 314 t2(4); h = r1(); in bpck_test_proto()
|
| A D | on26.c | 52 w2(6); a = r1(); w2(4); in on26_read_regr() 53 w2(6); b = r1(); w2(4); in on26_read_regr() 149 i = ((r1() & 0xf0) << 4); w0(0x87); in on26_test_port() 150 i |= (r1() & 0xf0); w0(0x78); in on26_test_port() 152 i |= ((r1() & 0xf0) >> 4); in on26_test_port() 200 w2(6); a = r1(); in on26_read_block() 201 w2(4); b = r1(); in on26_read_block()
|
| A D | epia.c | 49 a = r1(); w2(1); b = r1(); w2(4); in epia_read_regr() 55 a = r1(); b = r2(); w2(4); in epia_read_regr() 136 w2(2+ph); a = r1(); in epia_read_block() 137 w2(4+ph); b = r1(); in epia_read_block() 149 a = r1(); b = r2(); in epia_read_block()
|
| A D | frpw.c | 40 w2(6); l = r1(); in frpw_read_regr() 41 w2(4); h = r1(); in frpw_read_regr() 65 w2(6); l = r1(); in frpw_read_block_int() 66 w2(4); h = r1(); in frpw_read_block_int() 205 a = r1() & 0xff; w2(4); b = r1() & 0xff; in frpw_test_pnp()
|
| A D | kbic.c | 44 a = r1(); w0(0x28); b = r1(); w2(4); in kbic_read_regr() 135 a = r1(); in kbic_read_block() 137 b = r1(); in kbic_read_block() 140 b = r1(); in kbic_read_block() 142 a = r1(); in kbic_read_block()
|
| /drivers/ata/ |
| A D | pata_hpt3x3.c | 40 u32 r1, r2; in hpt3x3_set_piomode() local 43 pci_read_config_dword(pdev, 0x44, &r1); in hpt3x3_set_piomode() 46 r1 &= ~(7 << (3 * dn)); in hpt3x3_set_piomode() 47 r1 |= (adev->pio_mode - XFER_PIO_0) << (3 * dn); in hpt3x3_set_piomode() 50 pci_write_config_dword(pdev, 0x44, r1); in hpt3x3_set_piomode() 70 u32 r1, r2; in hpt3x3_set_dmamode() local 74 pci_read_config_dword(pdev, 0x44, &r1); in hpt3x3_set_dmamode() 77 r1 &= ~(7 << (3 * dn)); in hpt3x3_set_dmamode() 78 r1 |= (mode_num << (3 * dn)); in hpt3x3_set_dmamode() 86 pci_write_config_dword(pdev, 0x44, r1); in hpt3x3_set_dmamode()
|
| /drivers/gpu/drm/tests/ |
| A D | drm_rect_test.c | 214 struct drm_rect r1, r2; member 222 .r1 = DRM_RECT_INIT(1, 1, 2, 2), 229 .r1 = DRM_RECT_INIT(0, 0, 2, 2), 243 .r1 = DRM_RECT_INIT(0, 0, 2, 2), 250 .r1 = DRM_RECT_INIT(0, 0, 2, 1), 257 .r1 = DRM_RECT_INIT(1, 0, 3, 1), 264 .r1 = DRM_RECT_INIT(0, 0, 1, 2), 278 .r1 = DRM_RECT_INIT(0, 0, 1, 1), 285 .r1 = DRM_RECT_INIT(0, 0, 1, 1), 292 .r1 = DRM_RECT_INIT(0, 0, 2, 2), [all …]
|
| /drivers/gpu/drm/ |
| A D | drm_rect.c | 44 bool drm_rect_intersect(struct drm_rect *r1, const struct drm_rect *r2) in drm_rect_intersect() argument 46 r1->x1 = max(r1->x1, r2->x1); in drm_rect_intersect() 47 r1->y1 = max(r1->y1, r2->y1); in drm_rect_intersect() 48 r1->x2 = min(r1->x2, r2->x2); in drm_rect_intersect() 49 r1->y2 = min(r1->y2, r2->y2); in drm_rect_intersect() 51 return drm_rect_visible(r1); in drm_rect_intersect()
|
| /drivers/scsi/arm/ |
| A D | acornscsi-io.S | 39 stmia r1!, {r3 - r6} 50 stmia r1!, {r3 - r4} 59 str r3, [r1], #4 66 strb r3, [r1], #1 68 strplb r3, [r1], #1 81 ldmia r1!, {r4, r6, ip, lr} 105 ldmia r1!, {r4, r6} 120 ldr r4, [r1], #4 130 ldr r3, [r1], #2
|
| /drivers/gpu/drm/nouveau/nvkm/engine/ce/fuc/ |
| A D | com.fuc | 141 mov $r1 #ih 142 mov $iv0 $r1 143 mov $r1 0x400 150 iowr I[$r1] $r2 154 mov $r1 0x1200 156 iowr I[$r1] $r2 177 and $r1 $r1 0x0000000c 361 // $r1: irqh state 688 push $r1 693 and $r1 1 [all …]
|
| /drivers/infiniband/hw/cxgb4/ |
| A D | t4fw_ri_api.h | 121 __u8 r1; member 136 __u8 r1; member 144 __u8 r1; member 541 __u8 r1[3]; member 567 __u8 r1[3]; member 590 __u8 r1[3]; member 619 __u8 r1[3]; member 634 __u8 r1; member 645 __u8 r1[3]; member 683 __u8 r1[3]; member [all …]
|