Home
last modified time | relevance | path

Searched refs:rate_count (Results 1 – 14 of 14) sorted by relevance

/drivers/clk/imx/
A Dclk-fracn-gppll.c70 int rate_count; member
96 .rate_count = ARRAY_SIZE(fracn_tbl),
115 .rate_count = ARRAY_SIZE(int_tbl),
130 for (i = 0; i < pll->rate_count; i++) in imx_get_pll_settings()
145 for (i = 0; i < pll->rate_count; i++) in clk_fracn_gppll_determine_rate()
153 req->rate = rate_table[pll->rate_count - 1].rate; in clk_fracn_gppll_determine_rate()
186 for (i = 0; i < pll->rate_count; i++) { in clk_fracn_gppll_recalc_rate()
380 pll->rate_count = pll_clk->rate_count; in _imx_clk_fracn_gppll()
A Dclk-pll14xx.c42 int rate_count; member
74 .rate_count = ARRAY_SIZE(imx_pll1443x_tbl),
81 .rate_count = ARRAY_SIZE(imx_pll1443x_tbl),
89 .rate_count = ARRAY_SIZE(imx_pll1416x_tbl),
99 for (i = 0; i < pll->rate_count; i++) in imx_get_pll_settings()
227 for (i = 0; i < pll->rate_count; i++) in clk_pll1416x_determine_rate()
235 req->rate = rate_table[pll->rate_count - 1].rate; in clk_pll1416x_determine_rate()
536 pll->rate_count = pll_clk->rate_count; in imx_dev_clk_hw_pll14xx()
A Dclk.h68 int rate_count; member
91 int rate_count; member
/drivers/clk/visconti/
A Dpll.c25 size_t rate_count; member
81 for (i = 0; i < pll->rate_count; i++) in visconti_get_pll_settings()
94 for (i = 0; i < pll->rate_count; i++) in visconti_get_pll_rate_from_data()
111 for (i = 0; i < pll->rate_count; i++) in visconti_pll_round_rate()
264 pll->rate_count = len; in visconti_register_pll()
266 pll->rate_count, sizeof(*pll->rate_table), in visconti_register_pll()
/drivers/clk/rockchip/
A Dclk-cpu.c57 unsigned int rate_count; member
74 for (i = 0; i < cpuclk->rate_count; i++) { in rockchip_get_cpuclk_settings()
371 cpuclk->rate_count = nrates; in rockchip_clk_register_cpuclk()
A Dclk-pll.c40 unsigned int rate_count; member
56 for (i = 0; i < pll->rate_count; i++) { in rockchip_get_pll_settings()
72 for (i = 0; i < pll->rate_count; i++) { in rockchip_pll_round_rate()
1132 pll->rate_count = len; in rockchip_clk_register_pll()
1134 pll->rate_count, in rockchip_clk_register_pll()
/drivers/clk/samsung/
A Dclk-pll.c32 unsigned int rate_count; member
44 for (i = 0; i < pll->rate_count; i++) { in samsung_get_pll_settings()
60 for (i = 0; i < pll->rate_count; i++) { in samsung_pll_round_rate()
1352 pll->rate_count = len; in _samsung_clk_register_pll()
1354 pll->rate_count, in _samsung_clk_register_pll()
/drivers/comedi/drivers/
A Djr3_pci.h530 u32 rate_count; /* offset 0x00e4 */ member
/drivers/regulator/
A Daxp20x-regulator.c459 int rate_count = 0; in axp20x_set_ramp_delay() local
465 rate_count = ARRAY_SIZE(axp209_dcdc2_ldo3_slew_rates); in axp20x_set_ramp_delay()
476 rate_count = ARRAY_SIZE(axp209_dcdc2_ldo3_slew_rates); in axp20x_set_ramp_delay()
485 if (rate_count > 0) in axp20x_set_ramp_delay()
499 for (i = 0; i < rate_count; i++) { in axp20x_set_ramp_delay()
/drivers/net/wireless/mediatek/mt76/mt7603/
A Dmt7603.h76 u8 rate_count; member
A Dmac.c853 sta->rate_count = 2 * MT7603_RATE_RETRY * n_rates; in mt7603_wtbl_set_rates()
947 tx_count = msta->rate_count; in mt7603_mac_write_txwi()
/drivers/net/wireless/mediatek/mt76/mt7615/
A Dusb_sdio.c125 sta->rate_count = 2 * MT7615_RATE_RETRY * sta->n_rates; in mt7663_usb_sdio_set_rates()
A Dmt7615.h135 u8 rate_count; member
A Dmac.c739 tx_count = msta->rate_count; in mt7615_mac_write_txwi()
1164 sta->rate_count = 2 * MT7615_RATE_RETRY * n_rates; in mt7615_mac_set_rates()

Completed in 36 milliseconds