Home
last modified time | relevance | path

Searched refs:regPHYPLLF_PIXCLK_RESYNC_CNTL (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/display/dc/resource/dcn31/
A Ddcn31_resource.h76 #ifndef regPHYPLLF_PIXCLK_RESYNC_CNTL
77 #define regPHYPLLF_PIXCLK_RESYNC_CNTL 0x007e macro
/drivers/gpu/drm/amd/include/asic_reg/dcn/
A Ddcn_4_1_0_offset.h106 #define regPHYPLLF_PIXCLK_RESYNC_CNTL macro
A Ddcn_3_1_6_offset.h519 #define regPHYPLLF_PIXCLK_RESYNC_CNTL macro

Completed in 1029 milliseconds