Home
last modified time | relevance | path

Searched refs:regPHYPLLG_PIXCLK_RESYNC_CNTL_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/display/dc/resource/dcn31/
A Ddcn31_resource.h80 #define regPHYPLLG_PIXCLK_RESYNC_CNTL_BASE_IDX 1 macro
/drivers/gpu/drm/amd/include/asic_reg/dcn/
A Ddcn_4_1_0_offset.h63 #define regPHYPLLG_PIXCLK_RESYNC_CNTL_BASE_IDX macro
A Ddcn_3_1_6_offset.h478 #define regPHYPLLG_PIXCLK_RESYNC_CNTL_BASE_IDX macro

Completed in 1034 milliseconds