| /drivers/net/wireless/silabs/wfx/ |
| A D | bus_sdio.c | 53 static int wfx_sdio_copy_from_io(void *priv, unsigned int reg_id, void *dst, size_t count) in wfx_sdio_copy_from_io() argument 56 unsigned int sdio_addr = reg_id << 2; in wfx_sdio_copy_from_io() 59 WARN(reg_id > 7, "chip only has 7 registers"); in wfx_sdio_copy_from_io() 64 if (reg_id == WFX_REG_IN_OUT_QUEUE) in wfx_sdio_copy_from_io() 67 if (!ret && reg_id == WFX_REG_IN_OUT_QUEUE) in wfx_sdio_copy_from_io() 73 static int wfx_sdio_copy_to_io(void *priv, unsigned int reg_id, const void *src, size_t count) in wfx_sdio_copy_to_io() argument 76 unsigned int sdio_addr = reg_id << 2; in wfx_sdio_copy_to_io() 79 WARN(reg_id > 7, "chip only has 7 registers"); in wfx_sdio_copy_to_io() 84 if (reg_id == WFX_REG_IN_OUT_QUEUE) in wfx_sdio_copy_to_io() 88 if (!ret && reg_id == WFX_REG_IN_OUT_QUEUE) in wfx_sdio_copy_to_io()
|
| /drivers/net/ipa/ |
| A D | gsi_reg.c | 13 static bool gsi_reg_id_valid(struct gsi *gsi, enum gsi_reg_id reg_id) in gsi_reg_id_valid() argument 15 switch (reg_id) { in gsi_reg_id_valid() 82 const struct reg *gsi_reg(struct gsi *gsi, enum gsi_reg_id reg_id) in gsi_reg() argument 84 if (WARN(!gsi_reg_id_valid(gsi, reg_id), "invalid reg %u\n", reg_id)) in gsi_reg() 87 return reg(gsi->regs, reg_id); in gsi_reg()
|
| A D | ipa_reg.c | 14 static bool ipa_reg_id_valid(struct ipa *ipa, enum ipa_reg_id reg_id) in ipa_reg_id_valid() argument 18 switch (reg_id) { in ipa_reg_id_valid() 102 const struct reg *ipa_reg(struct ipa *ipa, enum ipa_reg_id reg_id) in ipa_reg() argument 104 if (WARN(!ipa_reg_id_valid(ipa, reg_id), "invalid reg %u\n", reg_id)) in ipa_reg() 107 return reg(ipa->regs, reg_id); in ipa_reg()
|
| A D | reg.h | 64 static inline const struct reg *reg(const struct regs *regs, u32 reg_id) in reg() argument 66 if (WARN(reg_id >= regs->reg_count, in reg() 67 "reg out of range (%u > %u)\n", reg_id, regs->reg_count - 1)) in reg() 70 return regs->reg[reg_id]; in reg()
|
| /drivers/net/ethernet/marvell/octeontx2/af/ |
| A D | mcs.c | 374 int reg_id; in mcs_sa_plcy_write() local 378 for (reg_id = 0; reg_id < 8; reg_id++) { in mcs_sa_plcy_write() 383 for (reg_id = 0; reg_id < 9; reg_id++) { in mcs_sa_plcy_write() 469 int reg_id; in mcs_flowid_entry_write() local 473 for (reg_id = 0; reg_id < 4; reg_id++) { in mcs_flowid_entry_write() 477 for (reg_id = 0; reg_id < 4; reg_id++) { in mcs_flowid_entry_write() 482 for (reg_id = 0; reg_id < 4; reg_id++) { in mcs_flowid_entry_write() 486 for (reg_id = 0; reg_id < 4; reg_id++) { in mcs_flowid_entry_write() 495 int flow_id, secy_id, reg_id; in mcs_install_flowid_bypass_entry() local 504 for (reg_id = 0; reg_id < 4; reg_id++) { in mcs_install_flowid_bypass_entry() [all …]
|
| /drivers/powercap/ |
| A D | intel_rapl_tpmi.c | 148 enum rapl_domain_reg_id reg_id; in parse_one_domain() local 221 reg_id = RAPL_DOMAIN_REG_UNIT; in parse_one_domain() 224 reg_id = RAPL_DOMAIN_REG_LIMIT; in parse_one_domain() 228 reg_id = RAPL_DOMAIN_REG_PL2; in parse_one_domain() 232 reg_id = RAPL_DOMAIN_REG_PL4; in parse_one_domain() 236 reg_id = RAPL_DOMAIN_REG_STATUS; in parse_one_domain() 239 reg_id = RAPL_DOMAIN_REG_PERF; in parse_one_domain() 242 reg_id = RAPL_DOMAIN_REG_INFO; in parse_one_domain() 247 trp->priv.regs[domain_type][reg_id].mmio = trp->base + offset + reg_index * 8; in parse_one_domain()
|
| /drivers/regulator/ |
| A D | s5m8767.c | 169 switch (reg_id) { in s5m8767_get_register() 171 *reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1); in s5m8767_get_register() 174 *reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3); in s5m8767_get_register() 180 *reg = S5M8767_REG_BUCK2CTRL + (reg_id - S5M8767_BUCK2) * 9; in s5m8767_get_register() 193 if (s5m8767->opmode[i].id == reg_id) { in s5m8767_get_register() 211 switch (reg_id) { in s5m8767_get_vsel_reg() 213 reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1); in s5m8767_get_vsel_reg() 216 reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3); in s5m8767_get_vsel_reg() 297 int reg_id = rdev_get_id(rdev); in s5m8767_set_voltage_sel() local 301 switch (reg_id) { in s5m8767_set_voltage_sel() [all …]
|
| A D | virtual.c | 295 char *reg_id = dev_get_platdata(&pdev->dev); in regulator_virtual_probe() local 322 if (!reg_id && pdev->dev.of_node) in regulator_virtual_probe() 323 reg_id = "default"; in regulator_virtual_probe() 327 drvdata->regulator = devm_regulator_get(&pdev->dev, reg_id); in regulator_virtual_probe() 331 reg_id); in regulator_virtual_probe()
|
| A D | max14577-regulator.c | 168 int reg_id) in max14577_get_regmap() argument 172 switch (reg_id) { in max14577_get_regmap()
|
| A D | max77693-regulator.c | 106 int reg_id) in max77693_get_regmap() argument 112 switch (reg_id) { in max77693_get_regmap()
|
| /drivers/gpu/drm/exynos/ |
| A D | exynos_mixer.c | 186 return readl(ctx->vp_regs + reg_id); in vp_reg_read() 192 writel(val, ctx->vp_regs + reg_id); in vp_reg_write() 198 u32 old = vp_reg_read(ctx, reg_id); in vp_reg_writemask() 201 writel(val, ctx->vp_regs + reg_id); in vp_reg_writemask() 212 writel(val, ctx->mixer_regs + reg_id); in mixer_reg_write() 216 u32 reg_id, u32 val, u32 mask) in mixer_reg_writemask() argument 218 u32 old = mixer_reg_read(ctx, reg_id); in mixer_reg_writemask() 221 writel(val, ctx->mixer_regs + reg_id); in mixer_reg_writemask() 226 #define DUMPREG(reg_id) \ in mixer_regs_dump() argument 258 #define DUMPREG(reg_id) \ in vp_regs_dump() argument [all …]
|
| A D | exynos_hdmi.c | 681 return reg_id; in hdmi_map_reg() 690 u32 reg_id, u8 value) in hdmi_reg_writeb() argument 698 reg_id = hdmi_map_reg(hdata, reg_id); in hdmi_reg_writev() 701 writel(val & 0xff, hdata->regs + reg_id); in hdmi_reg_writev() 703 reg_id += 4; in hdmi_reg_writev() 710 for (reg_id = hdmi_map_reg(hdata, reg_id); size; --size, reg_id += 4) in hdmi_reg_write_buf() 711 writel(*buf++, hdata->regs + reg_id); in hdmi_reg_write_buf() 715 u32 reg_id, u32 value, u32 mask) in hdmi_reg_writemask() argument 719 reg_id = hdmi_map_reg(hdata, reg_id); in hdmi_reg_writemask() 720 old = readl(hdata->regs + reg_id); in hdmi_reg_writemask() [all …]
|
| /drivers/net/ethernet/mellanox/mlx5/core/ |
| A D | en_tc.h | 254 #define MLX5_REG_MAPPING_MOFFSET(reg_id) (mlx5e_tc_attr_to_reg_mappings[reg_id].moffset) argument 255 #define MLX5_REG_MAPPING_MBITS(reg_id) (mlx5e_tc_attr_to_reg_mappings[reg_id].mlen) argument 256 #define MLX5_REG_MAPPING_MASK(reg_id) (GENMASK(mlx5e_tc_attr_to_reg_mappings[reg_id].mlen - 1, 0)) argument
|
| /drivers/net/can/rockchip/ |
| A D | rockchip_canfd-tx.c | 69 u32 reg_frameinfo, reg_id, reg_cmd; in rkcanfd_start_xmit() local 95 reg_id = FIELD_PREP(RKCANFD_REG_FD_ID_EFF, cfd->can_id); in rkcanfd_start_xmit() 98 reg_id = FIELD_PREP(RKCANFD_REG_FD_ID_SFF, cfd->can_id); in rkcanfd_start_xmit() 121 rkcanfd_write(priv, RKCANFD_REG_FD_TXID, reg_id); in rkcanfd_start_xmit()
|
| /drivers/infiniband/hw/mlx4/ |
| A D | main.c | 1524 u64 *reg_id) in __mlx4_ib_create_flow() argument 1609 reg_id); in __mlx4_ib_destroy_flow() 1614 u64 *reg_id) in mlx4_ib_tunnel_steer_add() argument 1634 reg_id); in mlx4_ib_tunnel_steer_add() 1819 while (i < ARRAY_SIZE(mflow->reg_id) && mflow->reg_id[i].id) { in mlx4_ib_destroy_flow() 1856 prot, ®_id.id); in mlx4_ib_mcg_attach() 1862 reg_id.mirror = 0; in mlx4_ib_mcg_attach() 1879 ib_steering->reg_id = reg_id; in mlx4_ib_mcg_attach() 1889 if (reg_id.mirror) in mlx4_ib_mcg_attach() 1941 reg_id = ib_steering->reg_id; in mlx4_ib_mcg_detach() [all …]
|
| /drivers/bus/ |
| A D | stm32_rifsc.c | 111 u32 reg_offset, reg_id, sec_reg_value, cid_reg_value; in stm32_rifsc_grant_access() local 124 reg_id = firewall_id / IDS_PER_RISC_SEC_PRIV_REGS; in stm32_rifsc_grant_access() 126 sec_reg_value = readl(rifsc_controller->mmio + RIFSC_RISC_SECCFGR0 + 0x4 * reg_id); in stm32_rifsc_grant_access()
|
| /drivers/net/ethernet/mellanox/mlx4/ |
| A D | mcg.c | 56 u64 *reg_id) in mlx4_QP_FLOW_STEERING_ATTACH() argument 66 *reg_id = imm; in mlx4_QP_FLOW_STEERING_ATTACH() 1044 reg_id); in mlx4_flow_detach() 1050 int port, int qpn, u16 prio, u64 *reg_id) in mlx4_tunnel_steer_add() argument 1082 err = mlx4_flow_attach(dev, &rule, reg_id); in mlx4_tunnel_steer_add() 1370 enum mlx4_protocol prot, u64 *reg_id) in mlx4_trans_to_dmfs_attach() argument 1404 return mlx4_flow_attach(dev, &rule, reg_id); in mlx4_trans_to_dmfs_attach() 1409 enum mlx4_protocol prot, u64 *reg_id) in mlx4_multicast_attach() argument 1431 prot, reg_id); in mlx4_multicast_attach() 1439 enum mlx4_protocol prot, u64 reg_id) in mlx4_multicast_detach() argument [all …]
|
| A D | en_netdev.c | 259 if (filter->reg_id) { in mlx4_en_filter_work() 544 int qpn, u64 *reg_id) in mlx4_en_tunnel_steer_add() argument 720 qpn, entry->reg_id); in mlx4_en_replace_mac() 726 entry->reg_id = 0; in mlx4_en_replace_mac() 733 &entry->reg_id); in mlx4_en_replace_mac() 1102 mclist->reg_id); in mlx4_en_do_multicast() 1179 entry->reg_id); in mlx4_en_do_uc_filter() 1231 &entry->reg_id); in mlx4_en_do_uc_filter() 1306 u64 reg_id; in mlx4_en_set_rss_steer_rules() local 1328 entry->reg_id = reg_id; in mlx4_en_set_rss_steer_rules() [all …]
|
| A D | resource_tracker.c | 92 u64 reg_id; member 4047 res->reg_id = reg_id; in add_mcg_res() 4068 *reg_id = res->reg_id; in rem_mcg_res() 4089 reg_id); in qp_attach() 4111 return mlx4_flow_detach(dev, reg_id); in qp_detach() 4150 u64 reg_id = 0; in mlx4_QP_ATTACH_wrapper() local 4164 type, ®_id); in mlx4_QP_ATTACH_wrapper() 4184 qpn, reg_id); in mlx4_QP_ATTACH_wrapper() 4591 mlx4_flow_detach(dev, rgid->reg_id); in detach_qp() 4982 u64 reg_id; in mlx4_do_mirror_rule() local [all …]
|
| /drivers/gpu/drm/sti/ |
| A D | sti_mixer.c | 66 static inline u32 sti_mixer_reg_read(struct sti_mixer *mixer, u32 reg_id) in sti_mixer_reg_read() argument 68 return readl(mixer->regs + reg_id); in sti_mixer_reg_read() 72 u32 reg_id, u32 val) in sti_mixer_reg_write() argument 74 writel(val, mixer->regs + reg_id); in sti_mixer_reg_write()
|
| /drivers/perf/arm_cspmu/ |
| A D | arm_cspmu.c | 718 u32 reg_id, reg_bit, inten_off, cnten_off; in arm_cspmu_enable_counter() local 720 reg_id = COUNTER_TO_SET_CLR_ID(idx); in arm_cspmu_enable_counter() 723 inten_off = PMINTENSET + (4 * reg_id); in arm_cspmu_enable_counter() 724 cnten_off = PMCNTENSET + (4 * reg_id); in arm_cspmu_enable_counter() 732 u32 reg_id, reg_bit, inten_off, cnten_off; in arm_cspmu_disable_counter() local 734 reg_id = COUNTER_TO_SET_CLR_ID(idx); in arm_cspmu_disable_counter() 737 inten_off = PMINTENCLR + (4 * reg_id); in arm_cspmu_disable_counter() 738 cnten_off = PMCNTENCLR + (4 * reg_id); in arm_cspmu_disable_counter()
|
| /drivers/iio/magnetometer/ |
| A D | mmc35240.c | 206 unsigned int reg_id; in mmc35240_init() local 209 ret = regmap_read(data->regmap, MMC35240_REG_ID, ®_id); in mmc35240_init() 215 dev_dbg(&data->client->dev, "MMC35240 chip id %x\n", reg_id); in mmc35240_init()
|
| /drivers/iio/dummy/ |
| A D | iio_dummy_evgen.h | 6 u32 reg_id; member
|
| /drivers/clk/rockchip/ |
| A D | clk-rk3288.c | 876 int i, reg_id; in rk3288_clk_suspend() local 879 reg_id = rk3288_saved_cru_reg_ids[i]; in rk3288_clk_suspend() 882 readl_relaxed(rk3288_cru_base + reg_id); in rk3288_clk_suspend() 911 int i, reg_id; in rk3288_clk_resume() local 914 reg_id = rk3288_saved_cru_reg_ids[i]; in rk3288_clk_resume() 917 rk3288_cru_base + reg_id); in rk3288_clk_resume()
|
| /drivers/net/ethernet/qlogic/qed/ |
| A D | qed_debug.c | 3730 u8 reg_id; in qed_idle_chk_dump_failure() local 3751 for (reg_id = 0; reg_id < rule->num_cond_regs; reg_id++) { in qed_idle_chk_dump_failure() 3781 for (reg_id = 0; reg_id < rule->num_info_regs; reg_id++) { in qed_idle_chk_dump_failure() 3833 rule->num_cond_regs + reg_id); in qed_idle_chk_dump_failure() 3860 u8 reg_id; in qed_idle_chk_dump_rule_entries() local 3885 for (reg_id = 0; reg_id < rule->num_cond_regs && check_rule; in qed_idle_chk_dump_rule_entries() 3886 reg_id++) { in qed_idle_chk_dump_rule_entries() 3927 for (reg_id = 0; reg_id < rule->num_cond_regs; in qed_idle_chk_dump_rule_entries() 3928 reg_id++) { in qed_idle_chk_dump_rule_entries() 3930 &cond_regs[reg_id]; in qed_idle_chk_dump_rule_entries() [all …]
|