Home
last modified time | relevance | path

Searched refs:reg_ofs (Results 1 – 6 of 6) sorted by relevance

/drivers/reset/
A Dreset-ma35d1.c29 u32 reg_ofs; member
135 data->base + ma35d1_reset_map[id].reg_ofs); in ma35d1_restart_handler()
149 reg = readl_relaxed(data->base + ma35d1_reset_map[id].reg_ofs); in ma35d1_reset_update()
154 writel_relaxed(reg, data->base + ma35d1_reset_map[id].reg_ofs); in ma35d1_reset_update()
178 reg = readl_relaxed(data->base + ma35d1_reset_map[id].reg_ofs); in ma35d1_reset_status()
/drivers/gpu/drm/imx/dcss/
A Ddcss-ctxld.c333 u32 reg_ofs) in dcss_ctxld_write_irqsafe() argument
349 ctx[ctx_id][item_idx].ofs = reg_ofs; in dcss_ctxld_write_irqsafe()
354 u32 val, u32 reg_ofs) in dcss_ctxld_write() argument
357 dcss_ctxld_write_irqsafe(ctxld, ctx_id, val, reg_ofs); in dcss_ctxld_write()
A Ddcss-dev.h116 u32 reg_ofs);
/drivers/clk/
A Dclk-cdce925.c212 u8 reg_ofs = data->index * CDCE925_OFFSET_PLL; in cdce925_pll_prepare() local
218 reg_ofs + CDCE925_PLL_MUX_OUTPUTS, 0x80, 0x80); in cdce925_pll_prepare()
247 reg_ofs + CDCE925_PLL_MULDIV + i, pll[i]); in cdce925_pll_prepare()
250 reg_ofs + CDCE925_PLL_MUX_OUTPUTS, 0x80, 0x00); in cdce925_pll_prepare()
259 u8 reg_ofs = data->index * CDCE925_OFFSET_PLL; in cdce925_pll_unprepare() local
262 reg_ofs + CDCE925_PLL_MUX_OUTPUTS, 0x80, 0x80); in cdce925_pll_unprepare()
/drivers/gpu/drm/bridge/
A Dsamsung-dsim.c406 .reg_ofs = exynos_reg_ofs,
425 .reg_ofs = exynos_reg_ofs,
444 .reg_ofs = exynos_reg_ofs,
460 .reg_ofs = exynos5433_reg_ofs,
477 .reg_ofs = exynos5433_reg_ofs,
494 .reg_ofs = exynos5433_reg_ofs,
538 writel(val, dsi->reg_base + dsi->driver_data->reg_ofs[idx]); in samsung_dsim_write()
543 return readl(dsi->reg_base + dsi->driver_data->reg_ofs[idx]); in samsung_dsim_read()
/drivers/net/ethernet/ti/
A Dam65-cpsw-nuss.c193 int reg_ofs; in am65_cpsw_port_set_dscp_map() local
204 reg_ofs = (dscp / AM65_CPSW_DSCP_PRI_PER_REG) * 4; in am65_cpsw_port_set_dscp_map()
208 val = readl(slave->port_base + AM65_CPSW_PORTN_REG_DSCP_MAP + reg_ofs); in am65_cpsw_port_set_dscp_map()
211 writel(val, slave->port_base + AM65_CPSW_PORTN_REG_DSCP_MAP + reg_ofs); in am65_cpsw_port_set_dscp_map()

Completed in 31 milliseconds