Home
last modified time | relevance | path

Searched refs:reg_sequence (Results 1 – 25 of 73) sorted by relevance

123

/drivers/soc/qcom/
A Dramp_controller.c46 const struct reg_sequence *cfg_dfs_sid;
47 const struct reg_sequence *cfg_link_sid;
48 const struct reg_sequence *cfg_lmh_sid;
49 const struct reg_sequence *cfg_ramp_en;
50 const struct reg_sequence *cfg_ramp_dis;
149 const struct reg_sequence *seq, in rc_write_cfg()
235 static const struct reg_sequence msm8976_cfg_dfs_sid[] = {
246 static const struct reg_sequence msm8976_cfg_link_sid[] = {
250 static const struct reg_sequence msm8976_cfg_lmh_sid[] = {
256 static const struct reg_sequence msm8976_cfg_ramp_en[] = {
[all …]
/drivers/leds/
A Dleds-acer-a500.c19 const struct reg_sequence *enable_seq;
24 static const struct reg_sequence a500_ec_leds_reset_seq[] = {
29 static const struct reg_sequence a500_ec_white_led_enable_seq[] = {
33 static const struct reg_sequence a500_ec_orange_led_enable_seq[] = {
41 struct reg_sequence control_seq[2]; in a500_ec_led_brightness_set()
/drivers/media/i2c/
A Dov02c10.c77 const struct reg_sequence *reg_sequence; member
80 const struct reg_sequence *lane_settings[2];
84 static const struct reg_sequence sensor_1928x1092_30fps_setting[] = {
294 static const struct reg_sequence sensor_1928x1092_30fps_1lane_setting[] = {
311 static const struct reg_sequence sensor_1928x1092_30fps_2lane_setting[] = {
356 .reg_sequence = sensor_1928x1092_30fps_setting,
575 const struct reg_sequence *reg_sequence; in ov02c10_enable_streams() local
582 reg_sequence = mode->reg_sequence; in ov02c10_enable_streams()
585 reg_sequence, sequence_length); in ov02c10_enable_streams()
591 reg_sequence = mode->lane_settings[ov02c10->mipi_lanes - 1]; in ov02c10_enable_streams()
[all …]
A Dov7740.c129 const struct reg_sequence *regs;
136 const struct reg_sequence *regs;
140 static const struct reg_sequence ov7740_vga[] = {
645 static const struct reg_sequence ov7740_format_yuyv[] = {
652 static const struct reg_sequence ov7740_format_bggr8[] = {
/drivers/gpu/drm/bridge/
A Dlontium-lt9211.c136 const struct reg_sequence lt9211_system_init_seq[] = { in lt9211_system_init()
155 const struct reg_sequence lt9211_rx_phy_seq[] = { in lt9211_configure_rx()
167 const struct reg_sequence lt9211_rx_cal_reset_seq[] = { in lt9211_configure_rx()
172 const struct reg_sequence lt9211_rx_dig_seq[] = { in lt9211_configure_rx()
181 const struct reg_sequence lt9211_rx_div_reset_seq[] = { in lt9211_configure_rx()
186 const struct reg_sequence lt9211_rx_div_clear_seq[] = { in lt9211_configure_rx()
287 const struct reg_sequence lt9211_timing[] = { in lt9211_configure_timing()
311 const struct reg_sequence lt9211_pcr_seq[] = { in lt9211_configure_plls()
372 const struct reg_sequence system_lt9211_tx_phy_seq[] = { in lt9211_configure_tx()
396 const struct reg_sequence system_lt9211_tx_dig_seq[] = { in lt9211_configure_tx()
[all …]
A Dlontium-lt9611.c96 const struct reg_sequence reg_cfg[] = { in lt9611_mipi_input_analog()
114 struct reg_sequence reg_cfg[] = { in lt9611_mipi_input_digital()
177 const struct reg_sequence reg_cfg[] = { in lt9611_pcr_setup()
227 const struct reg_sequence reg_cfg[] = { in lt9611_pll_setup()
348 struct reg_sequence reg_cfg[] = { in lt9611_hdmi_tx_phy()
426 const struct reg_sequence sleep_setup[] = { in lt9611_sleep_setup()
446 const struct reg_sequence seq[] = { in lt9611_power_on()
772 static const struct reg_sequence reg_cfg[] = { in lt9611_bridge_atomic_pre_enable()
A Dlontium-lt9611uxc.c581 struct reg_sequence seq_write_prepare[] = { in lt9611uxc_firmware_write_page()
591 struct reg_sequence seq_write_addr[] = { in lt9611uxc_firmware_write_page()
611 struct reg_sequence seq_read_page[] = { in lt9611uxc_firmware_read_page()
628 struct reg_sequence seq_read_setup[] = { in lt9611uxc_firmware_read()
658 struct reg_sequence seq_setup[] = { in lt9611uxc_firmware_update()
667 struct reg_sequence seq_block_erase[] = { in lt9611uxc_firmware_update()
A Dlontium-lt8912b.c54 const struct reg_sequence seq[] = { in lt8912_write_init_config()
94 const struct reg_sequence seq[] = { in lt8912_write_mipi_basic_config()
107 const struct reg_sequence seq[] = { in lt8912_write_dds_config()
172 const struct reg_sequence seq[] = { in lt8912_write_lvds_config()
/drivers/clk/meson/
A Ds4-pll.c284 static const struct reg_sequence s4_gp0_init_regs[] = {
356 static const struct reg_sequence s4_hifi_init_regs[] = {
549 static const struct reg_sequence s4_mpll0_init_regs[] = {
602 static const struct reg_sequence s4_mpll1_init_regs[] = {
655 static const struct reg_sequence s4_mpll2_init_regs[] = {
708 static const struct reg_sequence s4_mpll3_init_regs[] = {
797 static const struct reg_sequence s4_init_regs[] = {
A Dmeson-eeclk.h17 const struct reg_sequence *init_regs;
A Dclk-mpll.h21 const struct reg_sequence *init_regs;
A Dclk-pll.h42 const struct reg_sequence *init_regs;
A Dc3-pll.c233 static const struct reg_sequence c3_gp0_init_regs[] = {
321 static const struct reg_sequence c3_hifi_init_regs[] = {
394 static const struct reg_sequence c3_mclk_init_regs[] = {
/drivers/mfd/
A Dcs47l85-tables.c17 static const struct reg_sequence cs47l85_reva_16_patch[] = {
46 static const struct reg_sequence cs47l85_revc_16_patch[] = {
52 static const struct reg_sequence cs47l85_reva_32_patch[] = {
290 static const struct reg_sequence cs47l85_revc_32_patch[] = {
314 const struct reg_sequence *patch16; in cs47l85_patch()
315 const struct reg_sequence *patch32; in cs47l85_patch()
A Dlochnagar-i2c.c76 static const struct reg_sequence lochnagar1_patch[] = {
169 static const struct reg_sequence lochnagar2_patch[] = {
178 const struct reg_sequence *patch;
A Dwm8994-core.c237 static const struct reg_sequence wm8994_revc_patch[] = {
244 static const struct reg_sequence wm8958_reva_patch[] = {
251 static const struct reg_sequence wm1811_reva_patch[] = {
307 const struct reg_sequence *regmap_patch = NULL; in wm8994_device_init()
A Dcs40l50-core.c104 static const struct reg_sequence cs40l50_internal_vamp_config[] = {
109 static const struct reg_sequence cs40l50_irq_mask_override[] = {
347 static const struct reg_sequence cs40l50_err_rls[] = {
A Dwm5102-tables.c21 static const struct reg_sequence wm5102_reva_patch[] = {
57 static const struct reg_sequence wm5102_revb_patch[] = {
80 const struct reg_sequence *wm5102_patch; in wm5102_patch()
/drivers/gpu/drm/bridge/adv7511/
A Dadv7533.c10 static const struct reg_sequence adv7533_fixed_registers[] = {
19 static const struct reg_sequence adv7533_cec_fixed_registers[] = {
/drivers/input/misc/
A Ddrv260x.c268 static const struct reg_sequence drv260x_lra_cal_regs[] = {
275 static const struct reg_sequence drv260x_lra_init_regs[] = {
292 static const struct reg_sequence drv260x_erm_cal_regs[] = {
A Ddrv2667.c259 static const struct reg_sequence drv2667_init_regs[] = {
266 static const struct reg_sequence drv2667_page1_init[] = {
/drivers/base/regmap/
A Dregmap.c2392 const struct reg_sequence *regs, in _regmap_raw_multi_reg_write()
2450 struct reg_sequence *regs, in _regmap_range_multi_paged_reg_write()
2455 struct reg_sequence *base; in _regmap_range_multi_paged_reg_write()
2531 const struct reg_sequence *regs, in _regmap_multi_reg_write()
2594 size_t len = sizeof(struct reg_sequence)*num_regs; in _regmap_multi_reg_write()
2595 struct reg_sequence *base = kmemdup(regs, len, in _regmap_multi_reg_write()
2628 int regmap_multi_reg_write(struct regmap *map, const struct reg_sequence *regs, in regmap_multi_reg_write()
2662 const struct reg_sequence *regs, in regmap_multi_reg_write_bypassed()
3404 int regmap_register_patch(struct regmap *map, const struct reg_sequence *regs, in regmap_register_patch()
3407 struct reg_sequence *p; in regmap_register_patch()
[all …]
/drivers/pwm/
A Dpwm-ntxec.c72 struct reg_sequence regs[] = { in ntxec_pwm_set_raw_period_and_duty_cycle()
/drivers/pmdomain/qcom/
A Dcpr.c191 struct reg_sequence *config;
192 struct reg_sequence *settings;
207 const struct reg_sequence *accs;
853 const struct reg_sequence *accs; in cpr_fuse_corner_init()
1397 .settings = (struct reg_sequence[]){
1405 .config = (struct reg_sequence[]){
/drivers/rtc/
A Drtc-ntxec.c90 struct reg_sequence regs[] = { in ntxec_set_time()

Completed in 83 milliseconds

123