Searched refs:required_bw (Results 1 – 6 of 6) sorted by relevance
81 u32 cal_len, n_slots, taxi_bw, n_devs = 0, required_bw = 0; in lan969x_dsm_calendar_calc() local113 required_bw += taxi_speed; in lan969x_dsm_calendar_calc()121 if (required_bw > taxi_bw) { in lan969x_dsm_calendar_calc()123 required_bw, taxi_bw); in lan969x_dsm_calendar_calc()146 required_bw = lan969x_dsm_cal_get_speed(i); in lan969x_dsm_calendar_calc()147 speed->n_slots = DIV_ROUND_UP(required_bw, bw_per_slot); in lan969x_dsm_calendar_calc()
379 link_required_bw = dpia_link_sets[i].required_bw; in link_dpia_validate_dp_tunnel_bandwidth()413 router_sets[j].required_bw += link_bw_granularity; in link_dpia_validate_dp_tunnel_bandwidth()433 if (router_sets[i].required_bw > total_bw) { in link_dpia_validate_dp_tunnel_bandwidth()
45 uint32_t required_bw; member
429 dpia_link_sets[j].required_bw = 0; in link_validate_dp_tunnel_bandwidth()435 dpia_link_sets[j].required_bw += timing_bw; in link_validate_dp_tunnel_bandwidth()
1388 uint32_t required_bw; member
1961 u32 available_bw, required_bw; in is_bw_sufficient_for_dsc_config() local1964 required_bw = dsc_bpp_x16 * (intel_dp_mode_to_fec_clock(mode_clock)); in is_bw_sufficient_for_dsc_config()1966 return available_bw > required_bw; in is_bw_sufficient_for_dsc_config()
Completed in 35 milliseconds