Home
last modified time | relevance | path

Searched refs:ro (Results 1 – 25 of 63) sorted by relevance

123

/drivers/pci/
A Dpci-bridge-emul.c40 u32 ro; member
51 [PCI_VENDOR_ID / 4] = { .ro = ~0 },
94 .ro = GENMASK(31, 24),
138 .ro = GENMASK(7, 0),
147 .ro = ~0,
181 .ro = GENMASK(30, 0),
191 .ro = BIT(15) | GENMASK(5, 0),
207 .ro = GENMASK(5, 4) << 16,
227 .ro = GENMASK(13, 0) << 16,
232 .ro = ~0,
[all …]
/drivers/usb/gadget/function/
A Dstorage_common.c181 int ro; in fsg_lun_open() local
193 if (!ro) { in fsg_lun_open()
196 ro = 1; in fsg_lun_open()
198 if (ro) in fsg_lun_open()
206 ro = 1; in fsg_lun_open()
223 ro = 1; in fsg_lun_open()
265 curlun->ro = ro; in fsg_lun_open()
289 if (curlun->ro || !filp) in fsg_lun_fsync_sub()
322 ? curlun->ro in fsg_show_ro()
387 curlun->ro = ro; in _fsg_store_ro()
[all …]
A Df_mass_storage.h10 bool ro[FSG_MAX_LUNS]; member
35 _FSG_MODULE_PARAM_ARRAY(prefix, params, ro, bool, \
89 char ro; member
/drivers/gpu/drm/
A Ddrm_crtc_helper.c562 int count = 0, ro, fail = 0; in drm_crtc_helper_set_config() local
667 for (ro = 0; ro < set->num_connectors; ro++) { in drm_crtc_helper_set_config()
668 if (set->connectors[ro]->encoder) in drm_crtc_helper_set_config()
670 drm_connector_get(set->connectors[ro]); in drm_crtc_helper_set_config()
680 for (ro = 0; ro < set->num_connectors; ro++) { in drm_crtc_helper_set_config()
681 if (set->connectors[ro] == connector) { in drm_crtc_helper_set_config()
733 for (ro = 0; ro < set->num_connectors; ro++) { in drm_crtc_helper_set_config()
734 if (set->connectors[ro] == connector) in drm_crtc_helper_set_config()
823 for (ro = 0; ro < set->num_connectors; ro++) { in drm_crtc_helper_set_config()
824 if (set->connectors[ro]->encoder) in drm_crtc_helper_set_config()
[all …]
/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/
A Dgr.c108 .ro = gr->ctxbuf[i].ro, in r535_gr_promote_ctx()
184 bool ro; in r535_gr_get_ctxbuf_info() member
188 .global = (G), .init = (I), .ro = (R) } in r535_gr_get_ctxbuf_info()
237 gr->ctxbuf[gr->ctxbuf_nr].ro = map[id].ro; in r535_gr_get_ctxbuf_info()
/drivers/mtd/nand/raw/atmel/
A Dpmecc.c498 int ro; in atmel_pmecc_get_sigma() local
566 ro = 0; in atmel_pmecc_get_sigma()
572 ro = j; in atmel_pmecc_get_sigma()
577 diff = (mu[i] - mu[ro]); in atmel_pmecc_get_sigma()
580 if ((lmu[i] >> 1) > ((lmu[ro] >> 1) + diff)) in atmel_pmecc_get_sigma()
583 lmu[i + 1] = ((lmu[ro] >> 1) + diff) * 2; in atmel_pmecc_get_sigma()
590 for (k = 0; k <= lmu[ro] >> 1; k++) { in atmel_pmecc_get_sigma()
593 if (!(smu[ro * num + k] && dmu[i])) in atmel_pmecc_get_sigma()
597 b = index_of[dmu[ro]]; in atmel_pmecc_get_sigma()
598 c = index_of[smu[ro * num + k]]; in atmel_pmecc_get_sigma()
/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/
A Dvmmnv50.c237 u8 aper, kind, kind_inv, comp, priv, ro; in nv50_vmm_valid() local
245 ro = !!args->v0.ro; in nv50_vmm_valid()
251 ro = 0; in nv50_vmm_valid()
319 map->type |= (u64)ro << 3; in nv50_vmm_valid()
A Dvmmgf100.c249 u8 kind, kind_inv, priv, ro, vol; in gf100_vmm_valid() local
258 ro = !!args->v0.ro; in gf100_vmm_valid()
264 ro = 0; in gf100_vmm_valid()
316 map->type |= (u64) ro << 2; in gf100_vmm_valid()
A Dmemgf100.c47 uvmm.ro = args->v0.ro; in gf100_mem_map()
A Dmemnv50.c48 uvmm.ro = args->v0.ro; in nv50_mem_map()
A Dvmmgp100.c416 u8 kind, kind_inv, priv, ro, vol; in gp100_vmm_valid() local
425 ro = !!args->v0.ro; in gp100_vmm_valid()
431 ro = 0; in gp100_vmm_valid()
440 return vmm->func->valid2(vmm, ro, priv, kind, 0, map); in gp100_vmm_valid()
483 map->type |= (u64) ro << 6; in gp100_vmm_valid()
A Dvmmgh100.c223 gh100_vmm_valid(struct nvkm_vmm *vmm, bool ro, bool priv, u8 kind, u8 comp, in gh100_vmm_valid() argument
247 if (ro) { in gh100_vmm_valid()
259 if (ro) { in gh100_vmm_valid()
/drivers/nvdimm/
A Dregion_devs.c521 return sprintf(buf, "%d\n", nd_region->ro); in read_only_show()
533 bool ro; in read_only_store() local
534 int rc = kstrtobool(buf, &ro); in read_only_store()
540 nd_region->ro = ro; in read_only_store()
1007 int ro = 0; in nd_region_create() local
1021 ro = 1; in nd_region_create()
1070 nd_region->ro = ro; in nd_region_create()
A Dbus.c633 if (disk_ro == nd_region->ro) in nvdimm_check_and_set_ro()
637 dev_name(&nd_region->dev), nd_region->ro ? "only" : "write", in nvdimm_check_and_set_ro()
638 disk->disk_name, nd_region->ro ? "only" : "write"); in nvdimm_check_and_set_ro()
639 set_disk_ro(disk, nd_region->ro); in nvdimm_check_and_set_ro()
1235 int rc, ro; in nd_ioctl() local
1237 ro = ((file->f_flags & O_ACCMODE) == O_RDONLY); in nd_ioctl()
1264 rc = __nd_ioctl(nvdimm_bus, nvdimm, ro, cmd, arg); in nd_ioctl()
/drivers/hwmon/
A Dibmaem.c902 const struct aem_ro_sensor_template *ro, in aem_register_sensors() argument
910 while (ro->label) { in aem_register_sensors()
912 sensors->dev_attr.attr.name = ro->label; in aem_register_sensors()
914 sensors->dev_attr.show = ro->show; in aem_register_sensors()
915 sensors->index = ro->index; in aem_register_sensors()
923 ro++; in aem_register_sensors()
/drivers/gpu/drm/nouveau/include/nvif/
A Dif500d.h16 __u8 ro; member
A Dif900d.h17 __u8 ro; member
A Dif900b.h20 __u8 ro; member
A Dif500b.h21 __u8 ro; member
A Difb00d.h23 __u8 ro; member
A Difc00d.h23 __u8 ro; member
/drivers/gpu/drm/nouveau/
A Dnouveau_mem.c51 args.nv50.ro = 0; in nouveau_mem_map()
65 args.gf100.ro = 0; in nouveau_mem_map()
/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/
A Dgr.h32 bool ro; member
/drivers/s390/block/
A Ddasd_ioctl.c578 int dasd_set_read_only(struct block_device *bdev, bool ro) in dasd_set_read_only() argument
590 if (!ro && test_bit(DASD_FLAG_DEVICE_RO, &base->flags)) in dasd_set_read_only()
593 rc = dasd_set_feature(base->cdev, DASD_FEATURE_READONLY, ro); in dasd_set_read_only()
/drivers/gpu/drm/etnaviv/
A Detnaviv_gem.h20 bool ro; member

Completed in 53 milliseconds

123