Home
last modified time | relevance | path

Searched refs:rvupf_write64 (Results 1 – 3 of 3) sorted by relevance

/drivers/net/ethernet/marvell/octeontx2/af/cn20k/
A Dmbox_init.c27 rvupf_write64(rvu, rvu_irq_data->intr_status, intr); in cn20k_afvf_mbox_intr_handler()
304 rvupf_write64(rvu, RVU_PF_VF_MBOX_ADDR, (u64)mbox_addr->iova); in rvu_alloc_mbox_memory()
351 rvupf_write64(rvu, RVU_PF_VFFLR_INT_ENA_W1CX(0), INTR_MASK(vfs)); in cn20k_rvu_disable_afvf_intr()
352 rvupf_write64(rvu, RVU_PF_VFME_INT_ENA_W1CX(0), INTR_MASK(vfs)); in cn20k_rvu_disable_afvf_intr()
368 rvupf_write64(rvu, RVU_MBOX_PF_VFPF_INTX(0), INTR_MASK(vfs)); in cn20k_rvu_enable_afvf_intr()
370 rvupf_write64(rvu, RVU_MBOX_PF_VFPF1_INTX(0), INTR_MASK(vfs)); in cn20k_rvu_enable_afvf_intr()
374 rvupf_write64(rvu, RVU_PF_VFFLR_INTX(0), INTR_MASK(vfs)); in cn20k_rvu_enable_afvf_intr()
375 rvupf_write64(rvu, RVU_PF_VFFLR_INT_ENA_W1SX(0), INTR_MASK(vfs)); in cn20k_rvu_enable_afvf_intr()
381 rvupf_write64(rvu, RVU_MBOX_PF_VFPF_INTX(1), INTR_MASK(vfs - 64)); in cn20k_rvu_enable_afvf_intr()
383 rvupf_write64(rvu, RVU_MBOX_PF_VFPF1_INTX(1), INTR_MASK(vfs - 64)); in cn20k_rvu_enable_afvf_intr()
[all …]
/drivers/net/ethernet/marvell/octeontx2/af/
A Drvu.c2692 rvupf_write64(rvu, RVU_PF_VFPF_MBOX_INTX(1), intr); in rvu_mbox_intr_handler()
2699 rvupf_write64(rvu, RVU_PF_VFPF_MBOX_INTX(0), intr); in rvu_mbox_intr_handler()
2814 rvupf_write64(rvu, RVU_PF_VFTRPENDX(reg), BIT_ULL(vf)); in rvu_afvf_flr_handler()
2864 rvupf_write64(rvu, RVU_PF_VFFLR_INTX(reg), BIT_ULL(vf)); in rvu_afvf_queue_flr_work()
2913 rvupf_write64(rvu, RVU_PF_VFTRPENDX(idx), BIT_ULL(vf)); in rvu_me_handle_vfset()
2915 rvupf_write64(rvu, RVU_PF_VFME_INTX(idx), BIT_ULL(vf)); in rvu_me_handle_vfset()
3273 rvupf_write64(rvu, RVU_PF_VFPF_MBOX_INT_ENA_W1CX(1), in rvu_disable_afvf_intr()
3290 rvupf_write64(rvu, RVU_PF_VFPF_MBOX_INTX(0), INTR_MASK(vfs)); in rvu_enable_afvf_intr()
3294 rvupf_write64(rvu, RVU_PF_VFFLR_INTX(0), INTR_MASK(vfs)); in rvu_enable_afvf_intr()
3303 rvupf_write64(rvu, RVU_PF_VFPF_MBOX_INT_ENA_W1SX(1), in rvu_enable_afvf_intr()
[all …]
A Drvu.h673 static inline void rvupf_write64(struct rvu *rvu, u64 offset, u64 val) in rvupf_write64() function

Completed in 18 milliseconds