Home
last modified time | relevance | path

Searched refs:s0 (Results 1 – 25 of 44) sorted by relevance

12

/drivers/soc/bcm/brcmstb/pm/
A Ds2-mips.S24 sw s0, 4(sp)
44 lw s0, 0(t0)
79 sw zero, AON_CTRL_PM_CTRL(s0)
80 lw zero, AON_CTRL_PM_CTRL(s0)
81 sw t0, AON_CTRL_PM_CTRL(s0)
82 lw t0, AON_CTRL_PM_CTRL(s0)
134 sw t1, AON_CTRL_HOST_MISC_CMDS(s0)
135 lw t1, AON_CTRL_HOST_MISC_CMDS(s0)
137 sw zero, AON_CTRL_PM_CTRL(s0)
138 lw zero, AON_CTRL_PM_CTRL(s0)
[all …]
A Ds3-mips.S27 sw s0, 4(t0)
126 lw s0, 4(t0)
/drivers/gpu/drm/amd/amdgpu/
A Dgfx_v10_1_10_cleaner_shader.asm52 …s_cmp_eq_u32 s0, 1 // Bit0 is set, sgpr0 is set then clear VGPRS an…
101 s_movreld_b32 s0, s0
102 s_movreld_b32 s1, s0
103 s_movreld_b32 s2, s0
104 s_movreld_b32 s3, s0
A Dgfx_v9_4_3_cleaner_shader.asm55 …s_cmp_eq_u32 s0, 1 // Bit0 is set, sgpr0 is set then clear VGPRS an…
110 s_movreld_b32 s0, 0
139 s_movreld_b32 s0, 0
A Dgfx_v9_4_2_cleaner_shader.asm55 …s_cmp_eq_u32 s0, 1 // Bit0 is set, sgpr0 is set then clear VGPRS an…
110 s_movreld_b32 s0, 0
139 s_movreld_b32 s0, 0
A Dgfx_v10_3_0_cleaner_shader.asm73 …s_and_b32 s2, s2, s0 // sgpr0 has tg_size (first_wave) term a…
100 s_movreld_b32 s0, 0
A Dgfx_v11_0_3_cleaner_shader.asm69 …s_and_b32 s2, s2, s0 // sgpr0 has tg_size (first_wave) term as in uco…
95 s_movreld_b32 s0, 0
/drivers/thermal/
A Dk3_bandgap.c92 static unsigned int vtm_get_best_value(unsigned int s0, unsigned int s1, in vtm_get_best_value() argument
95 int d01 = abs(s0 - s1); in vtm_get_best_value()
96 int d02 = abs(s0 - s2); in vtm_get_best_value()
100 return (s0 + s1) / 2; in vtm_get_best_value()
103 return (s0 + s2) / 2; in vtm_get_best_value()
112 unsigned int dtemp, s0, s1, s2; in k3_bgp_read_temp() local
125 s0 = readl(bgp->base + devdata->stat_offset) & in k3_bgp_read_temp()
131 dtemp = vtm_get_best_value(s0, s1, s2); in k3_bgp_read_temp()
A Dk3_j72xx_bandgap.c201 static unsigned int vtm_get_best_value(unsigned int s0, unsigned int s1, in vtm_get_best_value() argument
204 int d01 = abs(s0 - s1); in vtm_get_best_value()
205 int d02 = abs(s0 - s2); in vtm_get_best_value()
209 return (s0 + s1) / 2; in vtm_get_best_value()
212 return (s0 + s2) / 2; in vtm_get_best_value()
221 unsigned int dtemp, s0, s1, s2; in k3_bgp_read_temp() local
233 s0 = readl(bgp->base + devdata->stat_offset) & in k3_bgp_read_temp()
239 dtemp = vtm_get_best_value(s0, s1, s2); in k3_bgp_read_temp()
/drivers/media/usb/dvb-usb/
A Dvp7045-fe.c29 u8 s0 = vp7045_read_reg(state->d,0x00), in vp7045_fe_read_status() local
34 if (s0 & (1 << 4)) in vp7045_fe_read_status()
36 if (s0 & (1 << 1)) in vp7045_fe_read_status()
38 if (s0 & (1 << 5)) in vp7045_fe_read_status()
/drivers/gpu/drm/amd/amdkfd/
A Dcwsr_trap_handler_gfx12.asm493 s_movrels_b64 s0, s0 //s0 = s[0+m0], s1 = s[1+m0]
504 write_16sgpr_to_v2(s0, 0x0)
507 write_16sgpr_to_v2(s0, 0x10)
520 s_movrels_b64 s0, s0 //s0 = s[0+m0], s1 = s[1+m0]
526 write_12sgpr_to_v2(s0)
903 read_4sgpr_from_mem(s0, s_restore_buf_rsrc0, s_restore_mem_offset)
909 s_movreld_b64 s0, s0 //s[0+m0] = s0
912 read_8sgpr_from_mem(s0, s_restore_buf_rsrc0, s_restore_mem_offset)
918 s_movreld_b64 s0, s0 //s[0+m0] = s0
924 read_16sgpr_from_mem(s0, s_restore_buf_rsrc0, s_restore_mem_offset)
[all …]
A Dcwsr_trap_handler_gfx10.asm620 s_movrels_b64 s0, s0 //s0 = s[0+m0], s1 = s[1+m0]
629 write_16sgpr_to_mem(s0, s_save_buf_rsrc0, s_save_mem_offset)
647 s_movrels_b64 s0, s0 //s0 = s[0+m0], s1 = s[1+m0]
653 write_12sgpr_to_mem(s0, s_save_buf_rsrc0, s_save_mem_offset)
1137 read_4sgpr_from_mem(s0, s_restore_buf_rsrc0, s_restore_mem_offset)
1143 s_movreld_b64 s0, s0 //s[0+m0] = s0
1146 read_8sgpr_from_mem(s0, s_restore_buf_rsrc0, s_restore_mem_offset)
1152 s_movreld_b64 s0, s0 //s[0+m0] = s0
1158 read_16sgpr_from_mem(s0, s_restore_buf_rsrc0, s_restore_mem_offset)
1164 s_movreld_b64 s0, s0 //s[0+m0] = s0
A Dcwsr_trap_handler_gfx8.asm320 s_movrels_b64 s0, s0 //s0 = s[0+m0], s1 = s[1+m0]
329 …write_16sgpr_to_mem(s0, s_save_buf_rsrc0, s_save_mem_offset) //PV: the best performance should be …
400 s_mov_b32 s0, s_save_buf_rsrc3
414 s_mov_b32 s_save_buf_rsrc3, s0
591 …read_16sgpr_from_mem(s0, s_restore_buf_rsrc0, s_restore_mem_offset) //PV: further performance imp…
596 s_movreld_b64 s0, s0 //s[0+m0] = s0
A Dcwsr_trap_handler_gfx9.asm487 s_movrels_b64 s0, s0 //s0 = s[0+m0], s1 = s[1+m0]
496 …write_16sgpr_to_mem(s0, s_save_buf_rsrc0, s_save_mem_offset) //PV: the best performance should be …
605 s_mov_b32 s0, s_save_buf_rsrc3
623 s_mov_b32 s_save_buf_rsrc3, s0
874 …read_16sgpr_from_mem(s0, s_restore_buf_rsrc0, s_restore_mem_offset) //PV: further performance imp…
880 s_movreld_b64 s0, s0 //s[0+m0] = s0
/drivers/media/dvb-frontends/
A Dmt352.c410 int s0, s1, s3; in mt352_read_status() local
424 if ((s0 = mt352_read_register(state, STATUS_0)) < 0) in mt352_read_status()
432 if (s0 & (1 << 4)) in mt352_read_status()
434 if (s0 & (1 << 1)) in mt352_read_status()
436 if (s0 & (1 << 5)) in mt352_read_status()
/drivers/gpu/drm/radeon/
A Dcypress_dpm.c958 mc_reg_table->address[i].s0 = in cypress_populate_mc_reg_addresses()
959 cpu_to_be16(eg_pi->mc_reg_table.mc_reg_address[j].s0); in cypress_populate_mc_reg_addresses()
974 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_RAS_TIMING_LP >> 2; in cypress_set_mc_reg_address_table()
990 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_RD_CTL_D0_LP >> 2; in cypress_set_mc_reg_address_table()
994 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_RD_CTL_D1_LP >> 2; in cypress_set_mc_reg_address_table()
998 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_WR_CTL_D0_LP >> 2; in cypress_set_mc_reg_address_table()
1002 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_WR_CTL_D1_LP >> 2; in cypress_set_mc_reg_address_table()
1018 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_MISC1 >> 2; in cypress_set_mc_reg_address_table()
1022 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_RESERVE_M >> 2; in cypress_set_mc_reg_address_table()
1026 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_MISC3 >> 2; in cypress_set_mc_reg_address_table()
[all …]
A Devergreen_smc.h33 uint16_t s0; member
A Dnislands_smc.h250 uint16_t s0; member
/drivers/fsi/
A Dfsi-sbefifo.c224 u32 dh, s0, s1; in sbefifo_parse_status() local
238 s0 = be32_to_cpu(response[resp_len - dh]); in sbefifo_parse_status()
240 if (((s0 >> 16) != 0xC0DE) || ((s0 & 0xffff) != cmd)) { in sbefifo_parse_status()
242 cmd >> 8, cmd & 0xff, s0, s1); in sbefifo_parse_status()
/drivers/net/ethernet/cavium/octeon/
A Docteon_mgmt.c349 union cvmx_agl_gmx_txx_stat0 s0; in octeon_mgmt_update_tx_stats() local
353 s0.u64 = cvmx_read_csr(p->agl + AGL_GMX_TX_STAT0); in octeon_mgmt_update_tx_stats()
356 if (s0.s.xsdef || s0.s.xscol || s1.s.scol || s1.s.mcol) { in octeon_mgmt_update_tx_stats()
359 netdev->stats.tx_errors += s0.s.xsdef + s0.s.xscol; in octeon_mgmt_update_tx_stats()
/drivers/net/wireless/ath/ath9k/
A Dar9003_mac.c268 u32 s0, s1; in ar9003_hw_get_isr() local
269 s0 = REG_READ(ah, AR_ISR_S0); in ar9003_hw_get_isr()
270 REG_WRITE(ah, AR_ISR_S0, s0); in ar9003_hw_get_isr()
/drivers/scsi/
A Daha152x.c2456 int s0, s1; in disp_enintr() local
2458 s0 = GETPORT(SIMODE0); in disp_enintr()
2463 (s0 & ENSELDO) ? "ENSELDO " : "", in disp_enintr()
2464 (s0 & ENSELDI) ? "ENSELDI " : "", in disp_enintr()
2465 (s0 & ENSELINGO) ? "ENSELINGO " : "", in disp_enintr()
2466 (s0 & ENSWRAP) ? "ENSWRAP " : "", in disp_enintr()
2467 (s0 & ENSDONE) ? "ENSDONE " : "", in disp_enintr()
2468 (s0 & ENSPIORDY) ? "ENSPIORDY " : "", in disp_enintr()
2469 (s0 & ENDMADONE) ? "ENDMADONE " : "", in disp_enintr()
/drivers/devfreq/event/
A Dexynos-ppmu.c76 PPMU_EVENT(drex0-s0),
78 PPMU_EVENT(drex1-s0),
/drivers/gpu/drm/amd/pm/powerplay/smumgr/
A Diceland_smumgr.c1699 mc_reg_table->address[i].s0 = in iceland_populate_mc_reg_address()
1700 PP_HOST_TO_SMC_US(smu_data->mc_reg_table.mc_reg_address[j].s0); in iceland_populate_mc_reg_address()
2474 table->mc_reg_address[i].s0 = in iceland_set_s0_mc_reg_index()
2526 table->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_EMRS_LP; in iceland_set_mc_special_registers()
2538 table->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_MRS_LP; in iceland_set_mc_special_registers()
2554 table->mc_reg_address[j].s0 = mmMC_PMG_AUTO_CMD; in iceland_set_mc_special_registers()
2567 table->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_MRS1_LP; in iceland_set_mc_special_registers()
/drivers/gpu/drm/amd/pm/legacy-dpm/
A Dsi_dpm.h263 uint16_t s0; member
313 uint16_t s0; member

Completed in 103 milliseconds

12