Home
last modified time | relevance | path

Searched refs:sdhci_writew (Results 1 – 25 of 27) sorted by relevance

12

/drivers/mmc/host/
A Dsdhci-of-dwcmshc.c366 sdhci_writew(host, val, PHY_CMDPAD_CNFG_R); in dwcmshc_phy_init()
367 sdhci_writew(host, val, PHY_DATAPAD_CNFG_R); in dwcmshc_phy_init()
368 sdhci_writew(host, val, PHY_RSTNPAD_CNFG_R); in dwcmshc_phy_init()
372 sdhci_writew(host, val, PHY_CLKPAD_CNFG_R); in dwcmshc_phy_init()
378 sdhci_writew(host, val, PHY_STBPAD_CNFG_R); in dwcmshc_phy_init()
921 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in cv18xx_sdhci_set_tap()
1036 sdhci_writew(host, val, PHY_CMDPAD_CNFG_R); in sg2042_sdhci_phy_init()
1037 sdhci_writew(host, val, PHY_DATAPAD_CNFG_R); in sg2042_sdhci_phy_init()
1038 sdhci_writew(host, val, PHY_RSTNPAD_CNFG_R); in sg2042_sdhci_phy_init()
1043 sdhci_writew(host, val, PHY_CLKPAD_CNFG_R); in sg2042_sdhci_phy_init()
[all …]
A Dsdhci-of-ma35d1.c104 sdhci_writew(host, ctl, MA35_SDHCI_MSHCCTL); in ma35_set_clock()
167 sdhci_writew(host, regs[idx], restore_data[idx].reg); in ma35_execute_tuning()
266 sdhci_writew(host, ctl, MA35_SDHCI_MBIUCTL); in ma35_probe()
278 sdhci_writew(host, ctrl, SDHCI_CLOCK_CONTROL); in ma35_disable_card_clk()
A Dsdhci-milbeaut.c94 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset()
99 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_reset()
193 sdhci_writew(host, ctl, F_SDH30_AHB_CONFIG); in sdhci_milbeaut_vendor_init()
220 sdhci_writew(host, ctl, SDHCI_CLOCK_CONTROL); in sdhci_milbeaut_init()
A Dsdhci-pci-arasan.c111 sdhci_writew(host, data, PHY_DAT_REG); in arasan_phy_write()
112 sdhci_writew(host, (PHY_WRITE | offset), PHY_ADDR_REG); in arasan_phy_write()
120 sdhci_writew(host, 0, PHY_DAT_REG); in arasan_phy_read()
121 sdhci_writew(host, offset, PHY_ADDR_REG); in arasan_phy_read()
A Dsdhci-pci-o2micro.c207 sdhci_writew(host, reg, O2_SD_VENDOR_SETTING); in sdhci_o2_set_tuning_mode()
340 sdhci_writew(host, scratch, O2_SD_MISC_CTRL); in sdhci_o2_execute_tuning()
352 sdhci_writew(host, reg_val, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning()
376 sdhci_writew(host, reg_val, SDHCI_CLOCK_CONTROL); in sdhci_o2_execute_tuning()
422 sdhci_writew(host, scratch, O2_SD_MISC_CTRL); in sdhci_o2_execute_tuning()
569 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_o2_enable_clk()
574 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_o2_enable_clk()
589 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_pci_o2_set_clock()
672 sdhci_writew(host, scratch16, O2_SD_PCIE_SWITCH); in sdhci_pci_o2_init_sd_express()
A Dsdhci-pci-gli.c393 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in gli_set_9750()
413 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in gli_set_9750()
588 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_gl9750_set_clock()
788 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_gl9755_set_clock()
1192 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_gl9767_set_clock()
1370 sdhci_writew(host, value, SDHCI_CLOCK_CONTROL); in gl9767_init_sd_express()
1404 sdhci_writew(host, value, SDHCI_CLOCK_CONTROL); in gl9767_init_sd_express()
1700 sdhci_writew(host, 0x0, SDHCI_TRANSFER_MODE); in sdhci_gl9763e_cqe_post_disable()
1801 sdhci_writew(host, clock, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_suspend()
1819 sdhci_writew(host, clock, SDHCI_CLOCK_CONTROL); in gl9763e_runtime_resume()
[all …]
A Dsdhci-uhs2.c94 sdhci_writew(host, mask, SDHCI_UHS2_SW_RESET); in sdhci_uhs2_reset()
287 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in __sdhci_uhs2_set_ios()
448 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_uhs2_disable_clk()
461 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_uhs2_enable_clk()
571 sdhci_writew(host, data->blksz, SDHCI_UHS2_BLOCK_SIZE); in sdhci_uhs2_prepare_data()
572 sdhci_writew(host, data->blocks, SDHCI_UHS2_BLOCK_COUNT); in sdhci_uhs2_prepare_data()
605 sdhci_writew(host, mode, SDHCI_UHS2_TRANS_MODE); in sdhci_uhs2_set_transfer_mode()
629 sdhci_writew(host, mode, SDHCI_UHS2_TRANS_MODE); in sdhci_uhs2_set_transfer_mode()
683 sdhci_writew(host, cmd_reg, SDHCI_UHS2_CMD); in __sdhci_uhs2_send_command()
A Dsdhci.c136 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in sdhci_do_enable_v4_mode()
348 sdhci_writew(host, ctrl2, SDHCI_HOST_CONTROL2); in sdhci_config_dma()
1101 sdhci_writew(host, in sdhci_set_block_info()
1111 sdhci_writew(host, 0, SDHCI_BLOCK_COUNT); in sdhci_set_block_info()
1498 sdhci_writew(host, mode, SDHCI_TRANSFER_MODE); in sdhci_set_transfer_mode()
2013 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_enable_clk()
2036 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_enable_clk()
2058 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_enable_clk()
2068 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_set_clock()
2762 sdhci_writew(host, ctrl, SDHCI_HOST_CONTROL2); in sdhci_start_tuning()
[all …]
A Dsdhci-sprd.c180 sdhci_writew(host, ctrl, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_off()
189 sdhci_writew(host, ctrl, SDHCI_CLOCK_CONTROL); in sdhci_sprd_sd_clk_on()
235 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in _sdhci_sprd_set_clock()
295 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_sprd_set_clock()
374 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_sprd_set_uhs_signaling()
562 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_sprd_hs400_enhanced_strobe()
A Dsdhci-s3c.c379 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock()
388 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock()
398 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock()
414 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_cmu_set_clock()
A Dsdhci-of-at91.c78 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock()
86 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock()
97 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_at91_set_clock()
A Dsdhci_f_sdh30.c78 sdhci_writew(host, 0xBC01, SDHCI_CLOCK_CONTROL); in sdhci_f_sdh30_reset()
175 sdhci_writew(host, ctrl, F_SDH30_AHB_CONFIG); in sdhci_f_sdh30_probe()
A Dsdhci-pci-dwc-mshc.c70 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_snps_set_clock()
A Dsdhci-pxav2.c146 sdhci_writew(host, 0, SDHCI_TRANSFER_MODE); in pxav1_request_done()
147 sdhci_writew(host, SDHCI_MAKE_CMD(MMC_GO_IDLE_STATE, SDHCI_CMD_RESP_NONE), in pxav1_request_done()
A Dsdhci-brcmstb.c151 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in sdhci_brcmstb_set_clock()
185 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_brcmstb_set_uhs_signaling()
A Dsdhci-xenon.c221 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in xenon_set_uhs_signaling()
301 sdhci_writew(host, reg, SDHCI_HOST_CONTROL2); in xenon_set_ios()
A Dsdhci.h739 static inline void sdhci_writew(struct sdhci_host *host, u16 val, int reg) in sdhci_writew() function
786 static inline void sdhci_writew(struct sdhci_host *host, u16 val, int reg) in sdhci_writew() function
A Dsdhci-xenon-phy.c641 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in xenon_emmc_phy_set()
665 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in xenon_emmc_phy_set()
A Dsdhci-tegra.c267 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL); in tegra_sdhci_configure_card_clk()
1202 sdhci_writew(host, SDHCI_TEGRA_CQE_TRNS_MODE, SDHCI_TRANSFER_MODE); in tegra_cqhci_writel()
1252 sdhci_writew(host, SDHCI_TEGRA_CQE_TRNS_MODE, SDHCI_TRANSFER_MODE); in sdhci_tegra_cqe_enable()
1335 sdhci_writew(host, 0x0, SDHCI_TRANSFER_MODE); in sdhci_tegra_cqe_post_disable()
A Dsdhci-acpi.c555 sdhci_writew(host, val, SDHCI_HOST_CONTROL2); in amd_set_ios()
559 sdhci_writew(host, val, SDHCI_HOST_CONTROL2); in amd_set_ios()
A Dsdhci-of-arasan.c415 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_arasan_set_clock()
420 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in sdhci_arasan_set_clock()
1108 sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL); in arasan_zynqmp_dll_reset()
A Dsdhci-st.c304 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_st_set_uhs_signaling()
A Dsdhci-pxav3.c292 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in pxav3_set_uhs_signaling()
A Dsdhci-of-aspeed.c249 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in aspeed_sdhci_set_clock()
A Dsdhci-msm.c1396 sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2); in sdhci_msm_set_uhs_signaling()
1833 sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL); in __sdhci_msm_set_clock()
2347 sdhci_writew(host, ctrl, SDHCI_HOST_CONTROL2); in sdhci_msm_start_signal_voltage_switch()

Completed in 69 milliseconds

12