Home
last modified time | relevance | path

Searched refs:sel_bit (Results 1 – 3 of 3) sorted by relevance

/drivers/mtd/nand/raw/
A Ds3c2410.c159 int sel_bit; member
414 cur |= info->sel_bit; in s3c2410_nand_select_chip()
426 cur &= ~info->sel_bit; in s3c2410_nand_select_chip()
816 info->sel_bit = S3C2410_NFCONF_nFCE; in s3c2410_nand_init_chip()
824 info->sel_bit = S3C2440_NFCONT_nFCE; in s3c2410_nand_init_chip()
834 info->sel_bit = S3C2412_NFCONT_nFCE0; in s3c2410_nand_init_chip()
1158 writel(info->save_sel | info->sel_bit, info->sel_reg); in s3c24xx_nand_suspend()
1178 sel &= ~info->sel_bit; in s3c24xx_nand_resume()
1179 sel |= info->save_sel & info->sel_bit; in s3c24xx_nand_resume()
/drivers/pinctrl/nomadik/
A Dpinctrl-abx500.h62 #define ALTERNATE_FUNCTIONS(pin, sel_bit, alt1, alt2, alta, altb, altc) \ argument
65 .gpiosel_bit = sel_bit, \
/drivers/clk/renesas/
A Dr9a06g032-clocks.c1192 u8 sel_bit = clk_rdesc_get(g->clocks, g->selector); in r9a06g032_clk_dualgate_setenable() local
1195 r9a06g032_clk_gate_set(g->clocks, &g->gate[!sel_bit], 0); in r9a06g032_clk_dualgate_setenable()
1196 r9a06g032_clk_gate_set(g->clocks, &g->gate[sel_bit], enable); in r9a06g032_clk_dualgate_setenable()
1220 u8 sel_bit = clk_rdesc_get(g->clocks, g->selector); in r9a06g032_clk_dualgate_is_enabled() local
1222 return clk_rdesc_get(g->clocks, g->gate[sel_bit].gate); in r9a06g032_clk_dualgate_is_enabled()

Completed in 18 milliseconds