Home
last modified time | relevance | path

Searched refs:set_mask (Results 1 – 21 of 21) sorted by relevance

/drivers/hwmon/
A Dlm75.c87 u16 set_mask; member
146 .set_mask = 3 << 5, /* 12-bit mode*/
155 .set_mask = 2 << 5, /* 11-bit mode */
164 .set_mask = 2 << 5, /* 11-bit mode */
173 .set_mask = 2 << 5, /* 11-bit mode */
185 .set_mask = 3 << 5, /* 12-bit mode*/
242 .set_mask = 3 << 5, /* 12-bit mode */
252 .set_mask = 3 << 5, /* 12-bit mode */
261 .set_mask = 3 << 5, /* 12-bit mode */
270 .set_mask = 3 << 5, /* 12-bit mode */
[all …]
A Dmax31730.c60 static int max31730_write_config(struct max31730_data *data, u8 set_mask, in max31730_write_config() argument
67 value |= set_mask; in max31730_write_config()
/drivers/gpio/
A Dgpio-mmio.c151 unsigned long set_mask = 0; in bgpio_get_set_multiple() local
156 set_mask = *mask & gc->bgpio_dir; in bgpio_get_set_multiple()
159 if (set_mask) in bgpio_get_set_multiple()
272 unsigned long *set_mask, in bgpio_multiple_get_masks() argument
277 *set_mask = 0; in bgpio_multiple_get_masks()
282 *set_mask |= bgpio_line2mask(gc, i); in bgpio_multiple_get_masks()
294 unsigned long set_mask, clear_mask; in bgpio_set_multiple_single_reg() local
300 gc->bgpio_data |= set_mask; in bgpio_set_multiple_single_reg()
328 unsigned long set_mask, clear_mask; in bgpio_set_multiple_with_clear() local
332 if (set_mask) in bgpio_set_multiple_with_clear()
[all …]
A Dgpio-graniterapids.c76 u32 clear_mask, u32 set_mask) in gnr_gpio_configure_line() argument
89 dw |= set_mask; in gnr_gpio_configure_line()
A Dgpiolib.h134 unsigned long *set_mask; member
A Dgpiolib.c3712 ret = gpiochip_set_multiple(gc, array_info->set_mask, in gpiod_set_array_value_complex()
3717 i = find_first_zero_bit(array_info->set_mask, array_size); in gpiod_set_array_value_complex()
3790 i = find_next_zero_bit(array_info->set_mask, in gpiod_set_array_value_complex()
5038 array_info->set_mask = array_info->get_mask + in gpiod_get_array()
5046 bitmap_set(array_info->set_mask, descs->ndescs, in gpiod_get_array()
5058 __clear_bit(descs->ndescs, array_info->set_mask); in gpiod_get_array()
5076 array_info->set_mask); in gpiod_get_array()
5084 array_info->set_mask); in gpiod_get_array()
5095 *array_info->get_mask, *array_info->set_mask, in gpiod_get_array()
/drivers/net/ethernet/microchip/
A Dencx24j600-regmap.c195 unsigned int set_mask = mask & val; in regmap_encx24j600_reg_update_bits() local
201 if (set_mask & 0xff) in regmap_encx24j600_reg_update_bits()
202 ret = regmap_encx24j600_sfr_set_bits(ctx, reg, set_mask); in regmap_encx24j600_reg_update_bits()
204 set_mask = (set_mask & 0xff00) >> 8; in regmap_encx24j600_reg_update_bits()
206 if ((set_mask & 0xff) && (ret == 0)) in regmap_encx24j600_reg_update_bits()
207 ret = regmap_encx24j600_sfr_set_bits(ctx, reg + 1, set_mask); in regmap_encx24j600_reg_update_bits()
/drivers/staging/gpib/common/
A Diblib.c523 int clear_mask, int set_mask, struct gpib_descriptor *desc) in general_ibstatus() argument
550 if (set_mask & CMPL) in general_ibstatus()
639 int ibwait(struct gpib_board *board, int wait_mask, int clear_mask, int set_mask, in ibwait() argument
652 *status = general_ibstatus(board, status_queue, clear_mask, set_mask, desc); in ibwait()
676 if (*status & clear_mask || set_mask) in ibwait()
677 general_ibstatus(board, status_queue, *status & clear_mask, set_mask, NULL); in ibwait()
A Dgpib_os.c1339 wait_cmd.set_mask, &wait_cmd.ibsta, wait_cmd.usec_timeout, desc); in wait_ioctl()
/drivers/staging/gpib/include/
A Dgpib_proto.h40 int ibwait(struct gpib_board *board, int wait_mask, int clear_mask, int set_mask,
45 int clear_mask, int set_mask, struct gpib_descriptor *desc);
/drivers/mfd/
A Dssbi.c93 static int ssbi_wait_mask(struct ssbi *ssbi, u32 set_mask, u32 clr_mask) in ssbi_wait_mask() argument
100 if (((val & set_mask) == set_mask) && ((val & clr_mask) == 0)) in ssbi_wait_mask()
/drivers/mailbox/
A Dpcc.c79 u64 set_mask; member
206 val |= reg->set_mask; in pcc_chan_reg_read_modify_write()
612 u64 preserve_mask, u64 set_mask, u64 status_mask, char *name) in pcc_chan_reg_init() argument
630 reg->set_mask = set_mask; in pcc_chan_reg_init()
/drivers/net/ethernet/ibm/
A Dibmveth.h92 unsigned long reset_mask, unsigned long set_mask, in h_illan_attributes() argument
99 reset_mask, set_mask); in h_illan_attributes()
/drivers/net/phy/
A Dbcm7xxx.c224 int set_mask, int clr_mask) in __phy_set_clr_bits() argument
233 v |= set_mask; in __phy_set_clr_bits()
243 int set_mask, int clr_mask) in phy_set_clr_bits() argument
248 ret = __phy_set_clr_bits(dev, location, set_mask, clr_mask); in phy_set_clr_bits()
/drivers/staging/gpib/uapi/
A Dgpib_ioctl.h55 __s32 set_mask; member
/drivers/crypto/intel/qat/qat_common/
A Dadf_gen4_hw_data.c358 goto set_mask; in adf_gen4_get_ring_to_svc_map()
387 set_mask: in adf_gen4_get_ring_to_svc_map()
/drivers/infiniband/hw/mlx5/
A Dfs.c114 static int check_mpls_supp_fields(u32 field_support, const __be32 *set_mask) in check_mpls_supp_fields() argument
116 if (MLX5_GET(fte_match_mpls, set_mask, mpls_label) && in check_mpls_supp_fields()
120 if (MLX5_GET(fte_match_mpls, set_mask, mpls_exp) && in check_mpls_supp_fields()
124 if (MLX5_GET(fte_match_mpls, set_mask, mpls_s_bos) && in check_mpls_supp_fields()
128 if (MLX5_GET(fte_match_mpls, set_mask, mpls_ttl) && in check_mpls_supp_fields()
A Dqp.c70 u32 set_mask; /* raw_qp_set_mask_map */ member
3818 if (raw_qp_param->set_mask & MLX5_RAW_QP_MOD_SET_RQ_Q_CTR_ID) { in modify_raw_packet_qp_rq()
3865 if (raw_qp_param->set_mask & MLX5_RAW_QP_RATE_LIMIT) { in modify_raw_packet_qp_sq()
3944 if (raw_qp_param->set_mask & ~MLX5_RAW_QP_RATE_LIMIT) in modify_raw_packet_qp()
3952 if (raw_qp_param->set_mask) in modify_raw_packet_qp()
4371 raw_qp_param.set_mask |= MLX5_RAW_QP_MOD_SET_RQ_Q_CTR_ID; in __mlx5_ib_modify_qp()
4402 raw_qp_param.set_mask |= MLX5_RAW_QP_RATE_LIMIT; in __mlx5_ib_modify_qp()
/drivers/s390/scsi/
A Dzfcp_erp.c599 void zfcp_erp_notify(struct zfcp_erp_action *erp_action, unsigned long set_mask) in zfcp_erp_notify() argument
606 erp_action->status |= set_mask; in zfcp_erp_notify()
/drivers/pinctrl/
A Dpinctrl-at91.c1471 uint32_t set_mask = (*mask & *bits) & BITS_MASK(chip->ngpio); in at91_gpio_set_multiple() local
1474 writel_relaxed(set_mask, pio + PIO_SODR); in at91_gpio_set_multiple()
/drivers/net/ethernet/intel/i40e/
A Di40e_adminq_cmd.h2258 __le32 set_mask; member

Completed in 94 milliseconds