Home
last modified time | relevance | path

Searched refs:smnPCIE_CNTL2 (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
A Dnbio_v7_0.c191 def = data = RREG32_PCIE(smnPCIE_CNTL2); in nbio_v7_0_update_medium_grain_light_sleep()
203 WREG32_PCIE(smnPCIE_CNTL2, data); in nbio_v7_0_update_medium_grain_light_sleep()
217 data = RREG32_PCIE(smnPCIE_CNTL2); in nbio_v7_0_get_clockgating_state()
A Dnbio_v2_3.c35 #define smnPCIE_CNTL2 0x11180070 macro
265 def = data = RREG32_PCIE(smnPCIE_CNTL2); in nbio_v2_3_update_medium_grain_light_sleep()
277 WREG32_PCIE(smnPCIE_CNTL2, data); in nbio_v2_3_update_medium_grain_light_sleep()
291 data = RREG32_PCIE(smnPCIE_CNTL2); in nbio_v2_3_get_clockgating_state()
A Dnbio_v6_1.c196 def = data = RREG32_PCIE(smnPCIE_CNTL2); in nbio_v6_1_update_medium_grain_light_sleep()
208 WREG32_PCIE(smnPCIE_CNTL2, data); in nbio_v6_1_update_medium_grain_light_sleep()
222 data = RREG32_PCIE(smnPCIE_CNTL2); in nbio_v6_1_get_clockgating_state()
A Dnbio_v7_4.c259 def = data = RREG32_PCIE(smnPCIE_CNTL2); in nbio_v7_4_update_medium_grain_light_sleep()
271 WREG32_PCIE(smnPCIE_CNTL2, data); in nbio_v7_4_update_medium_grain_light_sleep()
285 data = RREG32_PCIE(smnPCIE_CNTL2); in nbio_v7_4_get_clockgating_state()
/drivers/gpu/drm/amd/include/asic_reg/nbio/
A Dnbio_6_1_smn.h27 #define smnPCIE_CNTL2 0x11180070 macro
A Dnbio_7_4_0_smn.h31 #define smnPCIE_CNTL2 0x11180070 macro
A Dnbio_7_0_smn.h27 #define smnPCIE_CNTL2 0x11180070 macro

Completed in 17 milliseconds