Home
last modified time | relevance | path

Searched refs:src_info (Results 1 – 6 of 6) sorted by relevance

/drivers/media/platform/rockchip/rga/
A Drga-hw.c159 union rga_src_info src_info; in rga_cmd_set_trans_info() local
182 src_info.data.format = ctx->in.fmt->hw_format; in rga_cmd_set_trans_info()
183 src_info.data.swap = ctx->in.fmt->color_swap; in rga_cmd_set_trans_info()
217 src_info.data.mir_mode |= RGA_SRC_MIRR_MODE_X; in rga_cmd_set_trans_info()
220 src_info.data.mir_mode |= RGA_SRC_MIRR_MODE_Y; in rga_cmd_set_trans_info()
260 src_info.data.hscl_mode = RGA_SRC_HSCL_MODE_NO; in rga_cmd_set_trans_info()
263 src_info.data.hscl_mode = RGA_SRC_HSCL_MODE_DOWN; in rga_cmd_set_trans_info()
267 src_info.data.hscl_mode = RGA_SRC_HSCL_MODE_UP; in rga_cmd_set_trans_info()
273 src_info.data.vscl_mode = RGA_SRC_VSCL_MODE_NO; in rga_cmd_set_trans_info()
276 src_info.data.vscl_mode = RGA_SRC_VSCL_MODE_DOWN; in rga_cmd_set_trans_info()
[all …]
/drivers/dma/
A Dste_dma40_ll.c59 l1 |= cfg->src_info.psize << D40_MEM_LCSP1_SCFG_PSIZE_POS; in d40_log_cfg()
60 l1 |= d40_width_to_bits(cfg->src_info.data_width) in d40_log_cfg()
79 if (cfg->src_info.flow_ctrl == STEDMA40_NO_FLOW_CTRL) in d40_phy_cfg()
103 if (cfg->src_info.psize != STEDMA40_PSIZE_PHY_1) { in d40_phy_cfg()
105 src |= cfg->src_info.psize << D40_SREG_CFG_PSIZE_POS; in d40_phy_cfg()
113 src |= d40_width_to_bits(cfg->src_info.data_width) in d40_phy_cfg()
124 if (cfg->src_info.big_endian) in d40_phy_cfg()
A Dste_dma40.c114 .src_info.psize = STEDMA40_PSIZE_PHY_1,
115 .src_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
128 .src_info.psize = STEDMA40_PSIZE_LOG_1,
129 .src_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
1752 conf->src_info.data_width != in d40_validate_conf()
2138 struct stedma40_half_channel_info *src_info = &cfg->src_info; in d40_prep_sg_log() local
2146 src_info->data_width, in d40_prep_sg_log()
2154 src_info->data_width); in d40_prep_sg_log()
2166 struct stedma40_half_channel_info *src_info = &cfg->src_info; in d40_prep_sg_phy() local
2178 src_info, dst_info, flags); in d40_prep_sg_phy()
[all …]
A Dste_dma40.h103 struct stedma40_half_channel_info src_info; member
/drivers/media/platform/rockchip/rkisp1/
A Drkisp1-isp.c437 const struct rkisp1_mbus_info *src_info; in rkisp1_isp_start() local
458 src_info = rkisp1_mbus_info_get_by_code(src_fmt->code); in rkisp1_isp_start()
460 if (src_info->pixel_enc != V4L2_PIXEL_ENC_BAYER) in rkisp1_isp_start()
607 const struct rkisp1_mbus_info *src_info; in rkisp1_isp_set_src_fmt() local
628 src_info = rkisp1_mbus_info_get_by_code(src_fmt->code); in rkisp1_isp_set_src_fmt()
629 if (!src_info || !(src_info->direction & RKISP1_ISP_SD_SRC)) { in rkisp1_isp_set_src_fmt()
631 src_info = rkisp1_mbus_info_get_by_code(src_fmt->code); in rkisp1_isp_set_src_fmt()
635 src_info->pixel_enc == V4L2_PIXEL_ENC_BAYER) { in rkisp1_isp_set_src_fmt()
637 src_info = sink_info; in rkisp1_isp_set_src_fmt()
656 src_info->pixel_enc == V4L2_PIXEL_ENC_YUV) in rkisp1_isp_set_src_fmt()
[all …]
/drivers/media/platform/nxp/imx8-isi/
A Dimx8-isi-pipe.c239 const struct mxc_isi_bus_format_info *src_info; in mxc_isi_pipe_enable() local
273 src_info = mxc_isi_bus_format_by_code(src_fmt->code, in mxc_isi_pipe_enable()
285 sink_info->encoding, src_info->encoding); in mxc_isi_pipe_enable()
830 const struct mxc_isi_bus_format_info *src_info; in mxc_isi_pipe_acquire() local
845 src_info = mxc_isi_bus_format_by_code(src_fmt->code, in mxc_isi_pipe_acquire()
850 sink_info->encoding == src_info->encoding; in mxc_isi_pipe_acquire()

Completed in 25 milliseconds