Home
last modified time | relevance | path

Searched refs:sspp (Results 1 – 25 of 41) sorted by relevance

12

/drivers/gpu/drm/msm/disp/dpu1/
A Ddpu_hw_top.c96 status->sspp[SSPP_VIG0] = (value >> 4) & 0x3; in dpu_hw_get_danger_status()
97 status->sspp[SSPP_VIG1] = (value >> 6) & 0x3; in dpu_hw_get_danger_status()
98 status->sspp[SSPP_VIG2] = (value >> 8) & 0x3; in dpu_hw_get_danger_status()
99 status->sspp[SSPP_VIG3] = (value >> 10) & 0x3; in dpu_hw_get_danger_status()
100 status->sspp[SSPP_RGB0] = (value >> 12) & 0x3; in dpu_hw_get_danger_status()
101 status->sspp[SSPP_RGB1] = (value >> 14) & 0x3; in dpu_hw_get_danger_status()
102 status->sspp[SSPP_RGB2] = (value >> 16) & 0x3; in dpu_hw_get_danger_status()
103 status->sspp[SSPP_RGB3] = (value >> 18) & 0x3; in dpu_hw_get_danger_status()
104 status->sspp[SSPP_DMA0] = (value >> 20) & 0x3; in dpu_hw_get_danger_status()
105 status->sspp[SSPP_DMA1] = (value >> 22) & 0x3; in dpu_hw_get_danger_status()
[all …]
A Ddpu_plane.c309 pipe->sspp->ops.setup_qos_lut(pipe->sspp, &cfg); in _dpu_plane_set_qos_lut()
332 pipe->sspp->ops.setup_qos_ctrl(pipe->sspp, in _dpu_plane_set_qos_ctrl()
341 *forced_on = sspp->ops.setup_clk_force_ctrl(sspp, enable); in _dpu_plane_sspp_clk_force_ctrl()
1002 r_pipe->sspp = pipe->sspp; in dpu_plane_try_multirect_parallel()
1050 pipe->sspp = prev_pipe->sspp; in dpu_plane_try_multirect_shared()
1063 pipe->sspp = prev_pipe->sspp; in dpu_plane_try_multirect_shared()
1099 if (!pipe->sspp) in dpu_plane_atomic_check()
1234 if (!pipe->sspp) in dpu_plane_virtual_assign_resources()
1291 if (!pipe->sspp || !pipe->sspp->ops.setup_csc) in dpu_plane_flush_csc()
1303 pipe->sspp->ops.setup_csc(pipe->sspp, csc_ptr); in dpu_plane_flush_csc()
[all …]
A Ddpu_kms.c94 status.sspp[i]); in _dpu_danger_signal_status()
849 type, catalog->sspp[i].features, in _dpu_kms_drm_obj_init()
996 base = dpu_kms->mmio + cat->sspp[i].base; in dpu_kms_mdp_snapshot()
998 "%s", cat->sspp[i].name); in dpu_kms_mdp_snapshot()
1000 if (cat->sspp[i].sblk && cat->sspp[i].sblk->scaler_blk.len > 0) in dpu_kms_mdp_snapshot()
1003 "%s_%s", cat->sspp[i].name, in dpu_kms_mdp_snapshot()
1004 cat->sspp[i].sblk->scaler_blk.name); in dpu_kms_mdp_snapshot()
1006 if (cat->sspp[i].sblk && cat->sspp[i].sblk->csc_blk.len > 0) in dpu_kms_mdp_snapshot()
1008 base + cat->sspp[i].sblk->csc_blk.base, in dpu_kms_mdp_snapshot()
1009 "%s_%s", cat->sspp[i].name, in dpu_kms_mdp_snapshot()
[all …]
A Ddpu_hw_sspp.c147 struct dpu_hw_sspp *ctx = pipe->sspp; in dpu_hw_sspp_setup_multirect()
213 struct dpu_hw_sspp *ctx = pipe->sspp; in dpu_hw_sspp_setup_format()
407 struct dpu_hw_sspp *ctx = pipe->sspp; in dpu_hw_sspp_setup_rects()
449 struct dpu_hw_sspp *ctx = pipe->sspp; in dpu_hw_sspp_setup_sourceaddress()
521 struct dpu_hw_sspp *ctx = pipe->sspp; in dpu_hw_sspp_setup_solidfill()
564 struct dpu_hw_sspp *ctx = pipe->sspp; in dpu_hw_sspp_setup_cdp()
A Ddpu_crtc.c417 sspp_idx = pipe->sspp->idx; in _dpu_crtc_blend_setup_pipe()
476 set_bit(pstate->pipe.sspp->idx, active_fetch); in _dpu_crtc_blend_setup_mixer()
477 set_bit(pstate->pipe.sspp->idx, active_pipes); in _dpu_crtc_blend_setup_mixer()
484 if (pstate->r_pipe.sspp) { in _dpu_crtc_blend_setup_mixer()
485 set_bit(pstate->r_pipe.sspp->idx, active_fetch); in _dpu_crtc_blend_setup_mixer()
486 set_bit(pstate->r_pipe.sspp->idx, active_pipes); in _dpu_crtc_blend_setup_mixer()
1672 pstate->pipe.sspp->cap->name); in _dpu_debugfs_status_show()
1675 if (pstate->r_pipe.sspp) { in _dpu_debugfs_status_show()
1677 pstate->r_pipe.sspp->cap->name); in _dpu_debugfs_status_show()
A Ddpu_hw_top.h52 u8 sspp[SSPP_MAX]; member
A Ddpu_rm.c186 const struct dpu_sspp_cfg *sspp = &cat->sspp[i]; in dpu_rm_init() local
188 hw = dpu_hw_sspp_init(dev, sspp, mmio, mdss_data, cat->mdss_ver); in dpu_rm_init()
194 rm->hw_sspp[sspp->id - SSPP_NONE] = hw; in dpu_rm_init()
A Ddpu_trace.h665 __field( enum dpu_sspp, sspp )
679 __entry->sspp = pstate->pipe.sspp->idx;
692 __entry->stage_idx, __entry->stage, __entry->sspp,
790 __entry->index = pipe->sspp->idx;
A Ddpu_hw_sspp.h172 struct dpu_hw_sspp *sspp; member
A Ddpu_hw_catalog.h712 const struct dpu_sspp_cfg *sspp; member
/drivers/gpu/drm/msm/disp/dpu1/catalog/
A Ddpu_6_5_qcm2290.h131 .sspp = qcm2290_sspp,
A Ddpu_6_3_sm6115.h138 .sspp = sm6115_sspp,
A Ddpu_6_9_sm6375.h147 .sspp = sm6375_sspp,
A Ddpu_4_1_sdm670.h136 .sspp = sdm670_sspp,
A Ddpu_1_15_msm8917.h170 .sspp = msm8917_sspp,
A Ddpu_1_14_msm8937.h191 .sspp = msm8937_sspp,
A Ddpu_1_16_msm8953.h198 .sspp = msm8953_sspp,
A Ddpu_5_4_sm6125.h209 .sspp = sm6125_sspp,
A Ddpu_6_2_sc7180.h203 .sspp = sc7180_sspp,
A Ddpu_3_3_sdm630.h206 .sspp = sdm630_sspp,
A Ddpu_6_4_sm6350.h219 .sspp = sm6350_sspp,
A Ddpu_5_3_sm6150.h238 .sspp = sm6150_sspp,
A Ddpu_7_2_sc7280.h243 .sspp = sc7280_sspp,
A Ddpu_3_2_sdm660.h266 .sspp = sdm660_sspp,
A Ddpu_1_7_msm8996.h312 .sspp = msm8996_sspp,

Completed in 52 milliseconds

12