Home
last modified time | relevance | path

Searched refs:supported_reset (Results 1 – 25 of 33) sorted by relevance

12

/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_ring.c843 if (ring->adev->sdma.supported_reset & reset_type) in amdgpu_ring_is_reset_type_supported()
848 if (ring->adev->vcn.supported_reset & reset_type) in amdgpu_ring_is_reset_type_supported()
852 if (ring->adev->jpeg.supported_reset & reset_type) in amdgpu_ring_is_reset_type_supported()
A Damdgpu_vpe.h82 uint32_t supported_reset; member
A Djpeg_v3_0.c135 adev->jpeg.supported_reset = in jpeg_v3_0_sw_init()
138 adev->jpeg.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in jpeg_v3_0_sw_init()
A Damdgpu_sdma.h132 uint32_t supported_reset; member
A Damdgpu_jpeg.h140 uint32_t supported_reset; member
A Djpeg_v5_0_0.c123 adev->jpeg.supported_reset = in jpeg_v5_0_0_sw_init()
126 adev->jpeg.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in jpeg_v5_0_0_sw_init()
A Djpeg_v2_0.c121 adev->jpeg.supported_reset = in jpeg_v2_0_sw_init()
124 adev->jpeg.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in jpeg_v2_0_sw_init()
A Djpeg_v4_0.c146 adev->jpeg.supported_reset = in jpeg_v4_0_sw_init()
149 adev->jpeg.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in jpeg_v4_0_sw_init()
A Djpeg_v4_0_5.c177 adev->jpeg.supported_reset = in jpeg_v4_0_5_sw_init()
180 adev->jpeg.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in jpeg_v4_0_5_sw_init()
A Djpeg_v2_5.c170 adev->jpeg.supported_reset = in jpeg_v2_5_sw_init()
173 adev->jpeg.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in jpeg_v2_5_sw_init()
A Damdgpu_vpe.c383 adev->vpe.supported_reset = in vpe_sw_init()
887 return amdgpu_show_reset_mask(buf, adev->vpe.supported_reset); in amdgpu_get_vpe_reset_mask()
A Djpeg_v5_0_1.c203 adev->jpeg.supported_reset = in jpeg_v5_0_1_sw_init()
206 adev->jpeg.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in jpeg_v5_0_1_sw_init()
A Damdgpu_vcn.h357 uint32_t supported_reset; member
A Dsdma_v5_2.c1343 adev->sdma.supported_reset = in sdma_v5_2_sw_init()
1352 adev->sdma.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in sdma_v5_2_sw_init()
1357 adev->sdma.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in sdma_v5_2_sw_init()
A Damdgpu_jpeg.c433 return amdgpu_show_reset_mask(buf, adev->jpeg.supported_reset); in amdgpu_get_jpeg_reset_mask()
A Damdgpu_sdma.c468 return amdgpu_show_reset_mask(buf, adev->sdma.supported_reset); in amdgpu_get_sdma_reset_mask()
A Djpeg_v4_0_3.c219 adev->jpeg.supported_reset = in jpeg_v4_0_3_sw_init()
222 adev->jpeg.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in jpeg_v4_0_3_sw_init()
A Dvcn_v5_0_0.c199 adev->vcn.supported_reset = in vcn_v5_0_0_sw_init()
202 adev->vcn.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in vcn_v5_0_0_sw_init()
A Dsdma_v4_4_2.c1507 adev->sdma.supported_reset = in sdma_v4_4_2_sw_init()
2365 adev->sdma.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in sdma_v4_4_2_update_reset_mask()
2369 adev->sdma.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in sdma_v4_4_2_update_reset_mask()
A Dvcn_v4_0_5.c222 adev->vcn.supported_reset = amdgpu_get_soft_full_reset_mask(&adev->vcn.inst[0].ring_enc[0]); in vcn_v4_0_5_sw_init()
224 adev->vcn.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in vcn_v4_0_5_sw_init()
A Damdgpu_device.c7471 ssize_t amdgpu_show_reset_mask(char *buf, uint32_t supported_reset) in amdgpu_show_reset_mask() argument
7475 if (supported_reset == 0) { in amdgpu_show_reset_mask()
7482 if (supported_reset & AMDGPU_RESET_TYPE_SOFT_RESET) in amdgpu_show_reset_mask()
7485 if (supported_reset & AMDGPU_RESET_TYPE_PER_QUEUE) in amdgpu_show_reset_mask()
7488 if (supported_reset & AMDGPU_RESET_TYPE_PER_PIPE) in amdgpu_show_reset_mask()
7491 if (supported_reset & AMDGPU_RESET_TYPE_FULL) in amdgpu_show_reset_mask()
A Dsdma_v6_0.c1352 adev->sdma.supported_reset = in sdma_v6_0_sw_init()
1360 adev->sdma.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in sdma_v6_0_sw_init()
A Dsdma_v7_0.c1338 adev->sdma.supported_reset = in sdma_v7_0_sw_init()
1341 adev->sdma.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in sdma_v7_0_sw_init()
A Dsdma_v5_0.c1425 adev->sdma.supported_reset = in sdma_v5_0_sw_init()
1433 adev->sdma.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in sdma_v5_0_sw_init()
A Dvcn_v2_0.c220 adev->vcn.supported_reset = in vcn_v2_0_sw_init()
223 adev->vcn.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE; in vcn_v2_0_sw_init()

Completed in 713 milliseconds

12