| /drivers/gpu/drm/amd/display/dc/core/ |
| A D | dc_debug.c | 91 update->plane_info->plane_size.surface_size.height, in update_surface_trace()
92 update->plane_info->plane_size.surface_size.width, in update_surface_trace()
93 update->plane_info->plane_size.surface_size.x, in update_surface_trace()
94 update->plane_info->plane_size.surface_size.y, in update_surface_trace()
|
| /drivers/gpu/drm/amd/display/dc/dce110/ |
| A D | dce110_mem_input_v.c | 239 swap(local_size.surface_size.x, in program_size_and_rotation()
240 local_size.surface_size.y); in program_size_and_rotation()
241 swap(local_size.surface_size.width, in program_size_and_rotation()
242 local_size.surface_size.height); in program_size_and_rotation()
299 set_reg_field_value(value, local_size.surface_size.x + in program_size_and_rotation()
300 local_size.surface_size.width, in program_size_and_rotation()
317 set_reg_field_value(value, local_size.surface_size.y + in program_size_and_rotation()
318 local_size.surface_size.height, in program_size_and_rotation()
|
| /drivers/gpu/drm/amd/display/dc/hubbub/dcn401/ |
| A D | dcn401_hubbub.c | 859 if (input->surface_size.width > 6144 + 16) in hubbub401_get_dcc_compression_cap()
862 plane0_width = input->surface_size.width; in hubbub401_get_dcc_compression_cap()
864 if (input->surface_size.height > 6144 + 16) in hubbub401_get_dcc_compression_cap()
867 plane0_height = input->surface_size.height; in hubbub401_get_dcc_compression_cap()
876 if (input->surface_size.width > 7680 + 16) in hubbub401_get_dcc_compression_cap()
879 plane0_width = input->surface_size.width; in hubbub401_get_dcc_compression_cap()
881 if (input->surface_size.height > 4320 + 16) in hubbub401_get_dcc_compression_cap()
884 plane0_height = input->surface_size.height; in hubbub401_get_dcc_compression_cap()
901 if (input->surface_size.width > 5120 + 16) in hubbub401_get_dcc_compression_cap()
904 plane0_width = input->surface_size.width; in hubbub401_get_dcc_compression_cap()
[all …]
|
| /drivers/gpu/drm/amd/display/amdgpu_dm/ |
| A D | amdgpu_dm_plane.c | 288 input.surface_size.width = plane_size->surface_size.width; in amdgpu_dm_plane_validate_dcc()
289 input.surface_size.height = plane_size->surface_size.height; in amdgpu_dm_plane_validate_dcc()
862 plane_size->surface_size.x = 0; in amdgpu_dm_plane_fill_plane_buffer_attributes()
863 plane_size->surface_size.y = 0; in amdgpu_dm_plane_fill_plane_buffer_attributes()
864 plane_size->surface_size.width = fb->width; in amdgpu_dm_plane_fill_plane_buffer_attributes()
865 plane_size->surface_size.height = fb->height; in amdgpu_dm_plane_fill_plane_buffer_attributes()
876 plane_size->surface_size.x = 0; in amdgpu_dm_plane_fill_plane_buffer_attributes()
877 plane_size->surface_size.y = 0; in amdgpu_dm_plane_fill_plane_buffer_attributes()
878 plane_size->surface_size.width = fb->width; in amdgpu_dm_plane_fill_plane_buffer_attributes()
879 plane_size->surface_size.height = fb->height; in amdgpu_dm_plane_fill_plane_buffer_attributes()
|
| A D | amdgpu_dm.c | 7557 dc_plane_state->plane_size.surface_size.height = stream->src.height; in dm_validate_stream_and_context()
7558 dc_plane_state->plane_size.surface_size.width = stream->src.width; in dm_validate_stream_and_context()
|
| /drivers/gpu/drm/amd/display/dc/hubbub/dcn30/ |
| A D | dcn30_hubbub.c | 301 input->surface_size.height, input->surface_size.width, in hubbub3_get_dcc_compression_cap()
|
| /drivers/gpu/drm/amd/display/dc/dce/ |
| A D | dce_mem_input.c | 489 const struct rect *in_rect = &plane_size->surface_size; in program_size_and_rotation()
490 struct rect hw_rect = plane_size->surface_size; in program_size_and_rotation()
531 struct rect hw_rect = plane_size->surface_size; in dce60_program_size()
|
| /drivers/gpu/drm/amd/display/dc/hubbub/dcn20/ |
| A D | dcn20_hubbub.c | 242 input->surface_size.height, input->surface_size.width, in hubbub2_get_dcc_compression_cap()
|
| /drivers/gpu/drm/amd/display/dc/hwss/dcn30/ |
| A D | dcn30_hwseq.c | 972 plane->plane_size.surface_size.height, plane->format, in dcn30_apply_idle_power_optimizations()
1109 unsigned int surface_size = pitch * height * in dcn30_does_plane_fit_in_mall() local
1137 return (surface_size + cursor_size) < mall_size; in dcn30_does_plane_fit_in_mall()
|
| /drivers/gpu/drm/amd/display/dc/hubbub/dcn10/ |
| A D | dcn10_hubbub.c | 850 hubbub1_det_request_size(input->surface_size.height, input->surface_size.width, in hubbub1_get_dcc_compression_cap()
|
| /drivers/gpu/drm/amd/display/dc/ |
| A D | dc_hw_types.h | 149 struct rect surface_size; member
|
| A D | dc.h | 370 struct dc_size surface_size; member
|
| /drivers/gpu/drm/amd/display/dc/hubbub/dcn31/ |
| A D | dcn31_hubbub.c | 828 input->surface_size.height, input->surface_size.width, in hubbub31_get_dcc_compression_cap()
|
| /drivers/gpu/drm/amd/display/dc/dml2/dml21/ |
| A D | dml21_translation_helper.c | 786 surface->plane0.height = plane_state->plane_size.surface_size.height; in populate_dml21_surface_config_from_plane_state()
787 surface->plane0.width = plane_state->plane_size.surface_size.width; in populate_dml21_surface_config_from_plane_state()
|
| /drivers/gpu/drm/amd/display/dc/dml2/ |
| A D | dml2_translation_helper.c | 914 out->SurfaceHeightY[location] = in->plane_size.surface_size.height; in populate_dml_surface_cfg_from_plane_state()
915 out->SurfaceWidthY[location] = in->plane_size.surface_size.width; in populate_dml_surface_cfg_from_plane_state()
|
| /drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| A D | dcn20_fpu.c | 1633 pipes[pipe_cnt].pipe.src.surface_width_y = pln->plane_size.surface_size.width; in dcn20_populate_dml_pipes_from_context()
1634 pipes[pipe_cnt].pipe.src.surface_height_y = pln->plane_size.surface_size.height; in dcn20_populate_dml_pipes_from_context()
|
| /drivers/gpu/drm/amd/display/dc/hwss/dcn20/ |
| A D | dcn20_hwseq.c | 1834 size.surface_size = pipe_ctx->plane_res.scl_data.viewport; in dcn20_update_dchubp_dpp()
|
| /drivers/gpu/drm/amd/display/dc/hwss/dcn10/ |
| A D | dcn10_hwseq.c | 3029 size.surface_size = pipe_ctx->plane_res.scl_data.viewport; in dcn10_update_dchubp_dpp()
|