Home
last modified time | relevance | path

Searched refs:tWL (Results 1 – 3 of 3) sorted by relevance

/drivers/memory/
A Djedec_ddr.h240 u32 tWL; member
269 u32 tWL; member
A Dof_memory.c187 ret |= of_property_read_u32(np, "tWL-min-tck", &min->tWL); in of_lpddr3_get_min_tck()
/drivers/memory/samsung/
A Dexynos5422-dmc.c1119 val = dmc->timings->tWL / clk_period_ps; in create_timings_aligned()
1120 val += dmc->timings->tWL % clk_period_ps ? 1 : 0; in create_timings_aligned()
1121 val = max(val, dmc->min_tck->tWL); in create_timings_aligned()

Completed in 11 milliseconds