Home
last modified time | relevance | path

Searched refs:target_rate (Results 1 – 18 of 18) sorted by relevance

/drivers/devfreq/
A Drk3399_dmc.c50 unsigned long rate, target_rate; member
76 unsigned long target_volt, target_rate; in rk3399_dmcfreq_target() local
89 target_rate = dev_pm_opp_get_freq(opp); in rk3399_dmcfreq_target()
93 if (dmcfreq->rate == target_rate) in rk3399_dmcfreq_target()
115 ddrcon_mhz = target_rate / USEC_PER_SEC / 2; in rk3399_dmcfreq_target()
152 if (target_rate >= dmcfreq->odt_dis_freq) in rk3399_dmcfreq_target()
169 if (old_clk_rate < target_rate) { in rk3399_dmcfreq_target()
197 if (dmcfreq->rate != target_rate) { in rk3399_dmcfreq_target()
199 target_rate, dmcfreq->rate); in rk3399_dmcfreq_target()
203 } else if (old_clk_rate > target_rate) in rk3399_dmcfreq_target()
[all …]
/drivers/clk/ti/
A Dclkt_dpll.c141 unsigned long target_rate, in _dpll_test_mult() argument
156 if (*new_rate > target_rate) { in _dpll_test_mult()
283 long omap2_dpll_round_rate(struct clk_hw *hw, unsigned long target_rate, in omap2_dpll_round_rate() argument
302 if (dd->max_rate && target_rate > dd->max_rate) in omap2_dpll_round_rate()
303 target_rate = dd->max_rate; in omap2_dpll_round_rate()
308 clk_name, target_rate); in omap2_dpll_round_rate()
310 scaled_rt_rp = target_rate / (ref_rate / DPLL_SCALE_FACTOR); in omap2_dpll_round_rate()
335 r = _dpll_test_mult(&m, n, &new_rate, target_rate, in omap2_dpll_round_rate()
343 delta = target_rate - new_rate; in omap2_dpll_round_rate()
362 clk_name, target_rate); in omap2_dpll_round_rate()
[all …]
A Ddpll44xx.c150 unsigned long target_rate, in omap4_dpll_regm4xen_round_rate() argument
168 r = omap2_dpll_round_rate(hw, target_rate, NULL); in omap4_dpll_regm4xen_round_rate()
177 r = omap2_dpll_round_rate(hw, target_rate / OMAP4430_REGM4XEN_MULT, in omap4_dpll_regm4xen_round_rate()
A Dclock.h276 long omap2_dpll_round_rate(struct clk_hw *hw, unsigned long target_rate,
300 unsigned long target_rate,
/drivers/clk/analogbits/
A Dwrpll-cln28hpc.c149 static u8 __wrpll_calc_divq(u32 target_rate, u64 *vco_rate) in __wrpll_calc_divq() argument
159 s = div_u64(MAX_VCO_FREQ, target_rate); in __wrpll_calc_divq()
168 *vco_rate = (u64)target_rate << divq; in __wrpll_calc_divq()
226 int wrpll_configure_for_rate(struct wrpll_cfg *c, u32 target_rate, in wrpll_configure_for_rate() argument
252 if (target_rate == parent_rate) { in wrpll_configure_for_rate()
260 divq = __wrpll_calc_divq(target_rate, &target_vco_rate); in wrpll_configure_for_rate()
/drivers/memory/samsung/
A Dexynos5422-dmc.c290 unsigned long target_rate) in find_target_freq_idx() argument
295 if (dmc->opp[i].freq_hz <= target_rate) in find_target_freq_idx()
417 unsigned long target_rate) in exynos5_dram_change_timings() argument
507 unsigned long target_rate) in exynos5_dmc_align_bypass_dram_timings() argument
532 unsigned long target_rate, in exynos5_dmc_switch_to_bypass_configuration() argument
586 unsigned long target_rate, in exynos5_dmc_change_freq_and_volt() argument
656 unsigned long *target_rate, in exynos5_dmc_get_volt_freq() argument
688 unsigned long target_rate = 0; in exynos5_dmc_target() local
698 if (target_rate == dmc->curr_rate) in exynos5_dmc_target()
710 dmc->curr_rate = target_rate; in exynos5_dmc_target()
[all …]
/drivers/gpu/drm/amd/display/dc/link/protocols/
A Dlink_dp_training_fixed_vs_pe_retimer.c108 uint8_t target_rate = 0x6; in perform_fixed_vs_pe_nontransparent_training_sequence() local
118 …apply_toggle_rate_wa = ((link->vendor_specific_lttpr_link_rate_wa == target_rate) || (link->vendor… in perform_fixed_vs_pe_nontransparent_training_sequence()
119 target_rate = get_dpcd_link_rate(&lt_settings->link_settings); in perform_fixed_vs_pe_nontransparent_training_sequence()
120 toggle_rate = (target_rate == 0x6) ? 0xA : 0x6; in perform_fixed_vs_pe_nontransparent_training_sequence()
136 &target_rate, in perform_fixed_vs_pe_nontransparent_training_sequence()
140 link->vendor_specific_lttpr_link_rate_wa = target_rate; in perform_fixed_vs_pe_nontransparent_training_sequence()
/drivers/clk/sunxi-ng/
A Dccu_common.c43 unsigned long target_rate, in ccu_is_better_rate() argument
58 return abs(current_rate - target_rate) < abs(best_rate - target_rate); in ccu_is_better_rate()
60 return current_rate <= target_rate && current_rate > best_rate; in ccu_is_better_rate()
A Dccu_common.h65 unsigned long target_rate,
/drivers/clk/
A Dclk-plldig.c127 unsigned long target_rate) in plldig_calc_target_div() argument
131 div = DIV_ROUND_CLOSEST(vco_freq, target_rate); in plldig_calc_target_div()
A Dclk-cdce925.c403 unsigned long target_rate = rate * pdiv_now; in cdce925_clk_best_parent_rate() local
404 long pll_rate = clk_round_rate(pll, target_rate); in cdce925_clk_best_parent_rate()
/drivers/clk/bcm/
A Dclk-iproc-pll.c81 static int pll_calc_param(unsigned long target_rate, in pll_calc_param() argument
87 ndiv_int = target_rate / parent_rate; in pll_calc_param()
92 residual = target_rate - (ndiv_int * parent_rate); in pll_calc_param()
118 static int pll_get_rate_index(struct iproc_pll *pll, unsigned int target_rate) in pll_get_rate_index() argument
123 if (target_rate == pll->vco_param[i].rate) in pll_get_rate_index()
/drivers/clk/sophgo/
A Dclk-cv18xx-ip.h66 u32 target_rate; member
250 .target_rate = _target_rate, \
A Dclk-cv18xx-ip.c821 req->rate = aclk->target_rate; in aclk_determine_rate()
/drivers/media/i2c/
A Dds90ub953.c908 unsigned long target_rate, in ub953_calc_clkout_params() argument
920 clkout_rate = ub953_calc_clkout_ub971(priv, target_rate, in ub953_calc_clkout_params()
927 __func__, fc_rate, m, n, clkout_rate, target_rate); in ub953_calc_clkout_params()
931 clkout_rate = ub953_calc_clkout_ub953(priv, target_rate, in ub953_calc_clkout_params()
940 target_rate); in ub953_calc_clkout_params()
/drivers/net/wireless/intel/ipw2x00/
A Dipw2200.c9089 if (target_rate == -1) { in ipw_wx_set_rate()
9101 if (target_rate == 1000000) in ipw_wx_set_rate()
9106 if (target_rate == 2000000) in ipw_wx_set_rate()
9111 if (target_rate == 5500000) in ipw_wx_set_rate()
9116 if (target_rate == 6000000) in ipw_wx_set_rate()
9121 if (target_rate == 9000000) in ipw_wx_set_rate()
9126 if (target_rate == 11000000) in ipw_wx_set_rate()
9131 if (target_rate == 12000000) in ipw_wx_set_rate()
9136 if (target_rate == 18000000) in ipw_wx_set_rate()
9141 if (target_rate == 24000000) in ipw_wx_set_rate()
[all …]
A Dipw2100.c7030 u32 target_rate = wrqu->bitrate.value; in ipw2100_wx_set_rate() local
7042 if (target_rate == 1000000 || in ipw2100_wx_set_rate()
7043 (!wrqu->bitrate.fixed && target_rate > 1000000)) in ipw2100_wx_set_rate()
7045 if (target_rate == 2000000 || in ipw2100_wx_set_rate()
7046 (!wrqu->bitrate.fixed && target_rate > 2000000)) in ipw2100_wx_set_rate()
7048 if (target_rate == 5500000 || in ipw2100_wx_set_rate()
7049 (!wrqu->bitrate.fixed && target_rate > 5500000)) in ipw2100_wx_set_rate()
7051 if (target_rate == 11000000 || in ipw2100_wx_set_rate()
7052 (!wrqu->bitrate.fixed && target_rate > 11000000)) in ipw2100_wx_set_rate()
/drivers/phy/rockchip/
A Dphy-rockchip-samsung-dcphy.c1495 unsigned long long target_rate = opts->mipi_dphy.hs_clk_rate; in samsung_mipi_dcphy_configure() local
1499 samsung_mipi_dcphy_pll_calc_rate(samsung, target_rate); in samsung_mipi_dcphy_configure()

Completed in 84 milliseconds