Home
last modified time | relevance | path

Searched refs:tcon (Results 1 – 22 of 22) sorted by relevance

/drivers/gpu/drm/sun4i/
A Dsun4i_tcon.c95 clk = tcon->dclk; in sun4i_tcon_channel_set_status()
102 clk = tcon->sclk1; in sun4i_tcon_channel_set_status()
182 tcon->quirks->setup_lvds_phy(tcon, encoder); in sun4i_tcon_lvds_set_status()
256 return tcon; in sun4i_get_tcon0()
270 ret = tcon->quirks->set_mux(tcon, encoder); in sun4i_tcon_set_mux()
517 tcon->dclk_min_div = tcon->quirks->dclk_min_div; in sun4i_tcon0_mode_set_rgb()
1127 tcon = devm_kzalloc(dev, sizeof(*tcon), GFP_KERNEL); in sun4i_tcon_bind()
1128 if (!tcon) in sun4i_tcon_bind()
1131 tcon->drm = drm; in sun4i_tcon_bind()
1132 tcon->dev = dev; in sun4i_tcon_bind()
[all …]
A Dsun4i_tcon_dclk.c18 struct sun4i_tcon *tcon; member
74 struct sun4i_tcon *tcon = dclk->tcon; in sun4i_dclk_round_rate() local
79 for (i = tcon->dclk_min_div; i <= tcon->dclk_max_div; i++) { in sun4i_dclk_round_rate()
172 parent_name = __clk_get_name(tcon->sclk0); in sun4i_dclk_create()
182 dclk->tcon = tcon; in sun4i_dclk_create()
190 dclk->regmap = tcon->regs; in sun4i_dclk_create()
193 tcon->dclk = clk_register(dev, &dclk->hw); in sun4i_dclk_create()
194 if (IS_ERR(tcon->dclk)) in sun4i_dclk_create()
195 return PTR_ERR(tcon->dclk); in sun4i_dclk_create()
201 int sun4i_dclk_free(struct sun4i_tcon *tcon) in sun4i_dclk_free() argument
[all …]
A Dsun4i_rgb.c27 struct sun4i_tcon *tcon; member
66 struct sun4i_tcon *tcon = rgb->tcon; in sun4i_rgb_mode_valid() local
121 tcon->dclk_min_div = 6; in sun4i_rgb_mode_valid()
122 tcon->dclk_max_div = 127; in sun4i_rgb_mode_valid()
123 rounded_rate = clk_round_rate(tcon->dclk, rate); in sun4i_rgb_mode_valid()
189 int sun4i_rgb_init(struct drm_device *drm, struct sun4i_tcon *tcon) in sun4i_rgb_init() argument
198 rgb->tcon = tcon; in sun4i_rgb_init()
201 ret = drm_of_find_panel_or_bridge(tcon->dev->of_node, 1, 0, in sun4i_rgb_init()
218 rgb->encoder.possible_crtcs = drm_crtc_mask(&tcon->crtc->crtc); in sun4i_rgb_init()
A DMakefile21 sun4i-tcon-y += sun4i_crtc.o
22 sun4i-tcon-y += sun4i_tcon_dclk.o
23 sun4i-tcon-y += sun4i_lvds.o
24 sun4i-tcon-y += sun4i_tcon.o
25 sun4i-tcon-y += sun4i_rgb.o
28 obj-$(CONFIG_DRM_SUN4I) += sun4i-tcon.o
A Dsun4i_crtc.c118 sun4i_tcon_set_status(scrtc->tcon, encoder, false); in sun4i_crtc_atomic_disable()
137 sun4i_tcon_set_status(scrtc->tcon, encoder, true); in sun4i_crtc_atomic_enable()
148 sun4i_tcon_mode_set(scrtc->tcon, encoder, mode); in sun4i_crtc_mode_set_nofb()
167 sun4i_tcon_enable_vblank(scrtc->tcon, true); in sun4i_crtc_enable_vblank()
178 sun4i_tcon_enable_vblank(scrtc->tcon, false); in sun4i_crtc_disable_vblank()
194 struct sun4i_tcon *tcon) in sun4i_crtc_init() argument
205 scrtc->tcon = tcon; in sun4i_crtc_init()
243 scrtc->crtc.port = of_graph_get_port_by_id(scrtc->tcon->dev->of_node, in sun4i_crtc_init()
A Dsun8i_tcon_top.c28 int sun8i_tcon_top_set_hdmi_src(struct device *dev, int tcon) in sun8i_tcon_top_set_hdmi_src() argument
39 if (tcon < 2 || tcon > 3) { in sun8i_tcon_top_set_hdmi_src()
48 val |= FIELD_PREP(TCON_TOP_HDMI_SRC_MSK, tcon - 1); in sun8i_tcon_top_set_hdmi_src()
57 int sun8i_tcon_top_de_config(struct device *dev, int mixer, int tcon) in sun8i_tcon_top_de_config() argument
73 if (tcon > 3) { in sun8i_tcon_top_de_config()
83 reg |= FIELD_PREP(TCON_TOP_PORT_DE0_MSK, tcon); in sun8i_tcon_top_de_config()
86 reg |= FIELD_PREP(TCON_TOP_PORT_DE1_MSK, tcon); in sun8i_tcon_top_de_config()
A Dsun4i_tcon_dclk.h14 int sun4i_dclk_create(struct device *dev, struct sun4i_tcon *tcon);
15 int sun4i_dclk_free(struct sun4i_tcon *tcon);
A Dsun4i_lvds.c97 int sun4i_lvds_init(struct drm_device *drm, struct sun4i_tcon *tcon) in sun4i_lvds_init() argument
109 ret = drm_of_find_panel_or_bridge(tcon->dev->of_node, 1, 0, in sun4i_lvds_init()
126 lvds->encoder.possible_crtcs = drm_crtc_mask(&tcon->crtc->crtc); in sun4i_lvds_init()
A Dsun4i_crtc.h17 struct sun4i_tcon *tcon; member
27 struct sun4i_tcon *tcon);
A Dsun8i_tcon_top.h41 int sun8i_tcon_top_set_hdmi_src(struct device *dev, int tcon);
42 int sun8i_tcon_top_de_config(struct device *dev, int mixer, int tcon);
A Dsun4i_tcon.h251 void (*setup_lvds_phy)(struct sun4i_tcon *tcon,
294 void sun4i_tcon_enable_vblank(struct sun4i_tcon *tcon, bool enable);
295 void sun4i_tcon_mode_set(struct sun4i_tcon *tcon,
A Dsun4i_lvds.h10 int sun4i_lvds_init(struct drm_device *drm, struct sun4i_tcon *tcon);
A Dsun4i_rgb.h12 int sun4i_rgb_init(struct drm_device *drm, struct sun4i_tcon *tcon);
/drivers/gpu/drm/fsl-dcu/
A Dfsl_tcon.c41 struct fsl_tcon *tcon, in fsl_tcon_init_regmap() argument
56 return PTR_ERR_OR_ZERO(tcon->regs); in fsl_tcon_init_regmap()
61 struct fsl_tcon *tcon; in fsl_tcon_init() local
70 tcon = devm_kzalloc(dev, sizeof(*tcon), GFP_KERNEL); in fsl_tcon_init()
71 if (!tcon) in fsl_tcon_init()
81 if (IS_ERR(tcon->ipg_clk)) { in fsl_tcon_init()
86 ret = clk_prepare_enable(tcon->ipg_clk); in fsl_tcon_init()
95 return tcon; in fsl_tcon_init()
102 void fsl_tcon_free(struct fsl_tcon *tcon) in fsl_tcon_free() argument
104 clk_disable_unprepare(tcon->ipg_clk); in fsl_tcon_free()
[all …]
A Dfsl_tcon.h24 void fsl_tcon_free(struct fsl_tcon *tcon);
26 void fsl_tcon_bypass_disable(struct fsl_tcon *tcon);
27 void fsl_tcon_bypass_enable(struct fsl_tcon *tcon);
A Dfsl_dcu_drm_rgb.c31 if (fsl_dev->tcon) in fsl_dcu_drm_encoder_create()
32 fsl_tcon_bypass_enable(fsl_dev->tcon); in fsl_dcu_drm_encoder_create()
A Dfsl_dcu_drm_drv.c217 if (fsl_dev->tcon) in fsl_dcu_drm_pm_resume()
218 fsl_tcon_bypass_enable(fsl_dev->tcon); in fsl_dcu_drm_pm_resume()
328 fsl_dev->tcon = fsl_tcon_init(dev); in fsl_dcu_drm_probe()
A Dfsl_dcu_drm_drv.h189 struct fsl_tcon *tcon; member
/drivers/pwm/
A Dpwm-samsung.c124 u32 tcon; in __pwm_samsung_manual_update() local
127 tcon |= TCON_MANUALUPDATE(tcon_chan); in __pwm_samsung_manual_update()
130 tcon &= ~TCON_MANUALUPDATE(tcon_chan); in __pwm_samsung_manual_update()
250 u32 tcon; in pwm_samsung_enable() local
256 tcon &= ~TCON_START(tcon_chan); in pwm_samsung_enable()
257 tcon |= TCON_MANUALUPDATE(tcon_chan); in pwm_samsung_enable()
276 u32 tcon; in pwm_samsung_disable() local
281 tcon &= ~TCON_AUTORELOAD(tcon_chan); in pwm_samsung_disable()
391 u32 tcon; in pwm_samsung_set_invert() local
399 tcon |= TCON_INVERT(tcon_chan); in pwm_samsung_set_invert()
[all …]
/drivers/clocksource/
A Dsamsung_pwm_timer.c121 unsigned long tcon; in samsung_time_stop() local
129 tcon = readl_relaxed(pwm.base + REG_TCON); in samsung_time_stop()
130 tcon &= ~TCON_START(channel); in samsung_time_stop()
131 writel_relaxed(tcon, pwm.base + REG_TCON); in samsung_time_stop()
138 unsigned long tcon; in samsung_time_setup() local
150 tcon |= TCON_MANUALUPDATE(tcon_chan); in samsung_time_setup()
161 unsigned long tcon; in samsung_time_start() local
171 tcon &= ~TCON_MANUALUPDATE(channel); in samsung_time_start()
172 tcon |= TCON_START(channel); in samsung_time_start()
175 tcon |= TCON_AUTORELOAD(channel); in samsung_time_start()
[all …]
A Dexynos_mct.c265 unsigned int tcon; in exynos4_mct_comp0_stop() local
267 tcon = readl_relaxed(reg_base + EXYNOS4_MCT_G_TCON); in exynos4_mct_comp0_stop()
268 tcon &= ~(MCT_G_TCON_COMP0_ENABLE | MCT_G_TCON_COMP0_AUTO_INC); in exynos4_mct_comp0_stop()
270 exynos4_mct_write(tcon, EXYNOS4_MCT_G_TCON); in exynos4_mct_comp0_stop()
276 unsigned int tcon; in exynos4_mct_comp0_start() local
279 tcon = readl_relaxed(reg_base + EXYNOS4_MCT_G_TCON); in exynos4_mct_comp0_start()
282 tcon |= MCT_G_TCON_COMP0_AUTO_INC; in exynos4_mct_comp0_start()
292 tcon |= MCT_G_TCON_COMP0_ENABLE; in exynos4_mct_comp0_start()
293 exynos4_mct_write(tcon , EXYNOS4_MCT_G_TCON); in exynos4_mct_comp0_start()
/drivers/clk/sunxi/
A DMakefile19 obj-$(CONFIG_CLK_SUNXI_CLOCKS) += clk-sun4i-tcon-ch1.o

Completed in 35 milliseconds