Searched refs:tiled (Results 1 – 15 of 15) sorted by relevance
| /drivers/gpu/drm/i915/gvt/ |
| A D | fb_decoder.c | 156 u32 tiled, int stride_mask, int bpp) in intel_vgpu_get_stride() argument
165 switch (tiled) { in intel_vgpu_get_stride()
185 tiled); in intel_vgpu_get_stride()
230 plane->tiled = val & PLANE_CTL_TILED_MASK; in intel_vgpu_decode_primary_plane()
245 plane->tiled = val & DISP_TILED; in intel_vgpu_decode_primary_plane()
269 plane->stride = intel_vgpu_get_stride(vgpu, pipe, plane->tiled, in intel_vgpu_decode_primary_plane()
|
| A D | fb_decoder.h | 108 u32 tiled; /* tiling mode: linear, X-tiled, Y tiled, etc */ member
123 u8 tiled; /* X-tiled */ member
|
| A D | dmabuf.c | 276 switch (p.tiled) { in vgpu_get_plane_info()
293 gvt_vgpu_err("invalid tiling mode: %x\n", p.tiled); in vgpu_get_plane_info()
|
| /drivers/gpu/drm/omapdrm/ |
| A D | omap_gem.c | 1335 tiler_align(gem2fmt(flags), &gsize.tiled.width, in omap_gem_new()
1336 &gsize.tiled.height); in omap_gem_new()
1338 size = tiler_size(gem2fmt(flags), gsize.tiled.width, in omap_gem_new()
1339 gsize.tiled.height); in omap_gem_new()
1341 omap_obj->width = gsize.tiled.width; in omap_gem_new()
1342 omap_obj->height = gsize.tiled.height; in omap_gem_new()
|
| /drivers/gpu/drm/sun4i/ |
| A D | sun4i_frontend.c | 270 bool tiled = (modifier == DRM_FORMAT_MOD_ALLWINNER_TILED); in sun4i_frontend_drm_format_to_input_mode() local
278 *val = tiled ? SUN4I_FRONTEND_INPUT_FMT_DATA_MOD_MB32_SEMIPLANAR in sun4i_frontend_drm_format_to_input_mode()
283 *val = tiled ? SUN4I_FRONTEND_INPUT_FMT_DATA_MOD_MB32_PLANAR in sun4i_frontend_drm_format_to_input_mode()
|
| /drivers/gpu/drm/exynos/ |
| A D | exynos_drm_gsc.c | 449 static void gsc_src_set_fmt(struct gsc_context *ctx, u32 fmt, bool tiled) in gsc_src_set_fmt() argument
515 if (tiled) in gsc_src_set_fmt()
636 static void gsc_dst_set_fmt(struct gsc_context *ctx, u32 fmt, bool tiled) in gsc_dst_set_fmt() argument
702 if (tiled) in gsc_dst_set_fmt()
|
| A D | exynos_drm_fimc.c | 364 static void fimc_src_set_fmt(struct fimc_context *ctx, u32 fmt, bool tiled) in fimc_src_set_fmt() argument
406 if (tiled) in fimc_src_set_fmt()
630 static void fimc_dst_set_fmt(struct fimc_context *ctx, u32 fmt, bool tiled) in fimc_dst_set_fmt() argument
679 if (tiled) in fimc_dst_set_fmt()
|
| /drivers/gpu/drm/ci/xfails/ |
| A D | i915-amly-fails.txt | 8 kms_ccs@ccs-on-another-bo-y-tiled-gen12-rc-ccs-cc,Timeout
|
| A D | i915-whl-fails.txt | 9 kms_ccs@ccs-on-another-bo-y-tiled-gen12-rc-ccs-cc,Timeout
|
| A D | i915-cml-fails.txt | 11 kms_ccs@ccs-on-another-bo-y-tiled-gen12-rc-ccs-cc,Timeout
|
| /drivers/gpu/drm/radeon/ |
| A D | radeon_gem.c | 810 int radeon_align_pitch(struct radeon_device *rdev, int width, int cpp, bool tiled) in radeon_align_pitch() argument
813 int align_large = (ASIC_IS_AVIVO(rdev)) || tiled; in radeon_align_pitch()
|
| A D | r600_cs.c | 2380 u32 header, cmd, count, tiled; in r600_dma_cs_parse() local
2396 tiled = GET_DMA_T(header); in r600_dma_cs_parse()
2405 if (tiled) { in r600_dma_cs_parse()
2436 if (tiled) { in r600_dma_cs_parse()
|
| A D | radeon.h | 530 int radeon_align_pitch(struct radeon_device *rdev, int width, int cpp, bool tiled);
|
| /drivers/gpu/drm/amd/amdgpu/ |
| A D | amdgpu_gem.c | 1071 bool tiled) in amdgpu_gem_align_pitch() argument
|
| /drivers/gpu/drm/nouveau/nvkm/engine/ce/fuc/ |
| A D | com.fuc | 515 // Setup to handle a tiled surface
|
Completed in 797 milliseconds