Home
last modified time | relevance | path

Searched refs:uint32 (Results 1 – 24 of 24) sorted by relevance

/drivers/gpu/drm/vmwgfx/device_include/
A Dsvga3d_dx.h123 uint32 r;
124 uint32 g;
125 uint32 b;
126 uint32 a;
134 uint32 cid;
141 uint32 cid;
147 uint32 cid;
153 uint32 cid;
161 uint32 cid;
167 uint32 cid;
[all …]
A Dsvga_reg.h242 uint32 ppn;
397 uint32 x;
398 uint32 y;
618 uint32 id;
667 uint32 x;
668 uint32 y;
699 uint32 id;
762 uint32 x;
763 uint32 y;
773 uint32 x;
[all …]
A Dsvga3d_cmd.h337 uint32 id;
350 uint32 sid;
361 uint32 sid;
374 uint32 sid;
380 uint32 cid;
386 uint32 cid;
392 uint32 cid;
422 uint32 sid;
439 uint32 cid;
446 uint32 cid;
[all …]
A Dsvga3d_types.h68 uint32 x;
69 uint32 y;
70 uint32 w;
71 uint32 h;
79 uint32 x;
80 uint32 y;
81 uint32 z;
82 uint32 w;
83 uint32 h;
84 uint32 d;
[all …]
A Dsvga_overlay.h65 uint32 cmdType;
66 uint32 streamId;
71 uint32 value;
76 uint32 cmdType;
77 uint32 streamId;
82 uint32 command;
83 uint32 overlay;
97 uint32 regId;
98 uint32 value;
107 uint32 regId;
[all …]
A Dvm_basic_types.h33 typedef u32 uint32; typedef
42 typedef uint32 PPN;
43 typedef uint32 PPN32;
A Dsvga_escape.h48 uint32 command;
49 uint32 fullscreen;
A Dsvga3d_devcaps.h55 typedef uint32 SVGA3dDevCapIndex;
57 #define SVGA3D_DEVCAP_INVALID ((uint32)-1)
370 uint32 u;
A Dsvga3d_limits.h62 (SVGA3D_MAX_SHADER_MEMORY_BYTES / sizeof(uint32))
A Dsvga3d_surfacedefs.h316 uint32 bytesPerBlock;
317 uint32 pitchBytesPerBlock;
/drivers/video/fbdev/
A Dau1200fb.h36 #define uint32 unsigned int macro
40 volatile uint32 screen;
45 volatile uint32 pwmdiv;
46 volatile uint32 pwmhi;
49 volatile uint32 colorkey;
58 uint32 cursorcolor3;
62 volatile uint32 outmask;
63 volatile uint32 fifoctrl;
70 volatile uint32 winbuf0;
73 uint32 winreserved0;
[all …]
A Dau1200fb.c190 uint32 mode_backcolor;
191 uint32 mode_colorkey;
199 uint32 mode_winenable;
328 uint32 mode_screen;
332 uint32 mode_pwmdiv;
333 uint32 mode_pwmhi;
334 uint32 mode_outmask;
335 uint32 mode_fifoctrl;
336 uint32 mode_backlight;
337 uint32 lcdclk;
[all …]
/drivers/gpu/drm/vmwgfx/
A Dvmwgfx_binding.h117 uint32 offset;
118 uint32 size;
119 uint32 slot;
132 uint32 slot;
145 uint32 offset;
146 uint32 size;
147 uint32 slot;
162 uint32 slot;
204 uint32 index;
214 uint32 slot;
[all …]
A Dvmwgfx_binding.c384 void vmw_binding_add_uav_index(struct vmw_ctx_binding_state *cbs, uint32 slot, in vmw_binding_add_uav_index()
385 uint32 index) in vmw_binding_add_uav_index()
834 view_id_size = cbs->bind_cmd_count*sizeof(uint32); in vmw_emit_set_sr()
870 view_id_size = cbs->bind_cmd_count*sizeof(uint32); in vmw_emit_set_rt()
1096 view_id_size = cbs->bind_cmd_count*sizeof(uint32); in vmw_emit_set_uav()
1126 view_id_size = cbs->bind_cmd_count*sizeof(uint32); in vmw_emit_set_cs_uav()
1450 BUILD_BUG_ON(sizeof(uint32) != sizeof(u32)); in vmw_binding_build_asserts()
A Dvmwgfx_so.c104 uint32 view_id;
105 uint32 sid;
A Dvmwgfx_devcaps.c110 uint32 vmw_devcaps_size(const struct vmw_private *vmw, in vmw_devcaps_size()
A Dvmwgfx_drv.h592 uint32 *devcaps;
1425 static inline u32 vmw_fifo_mem_read(struct vmw_private *vmw, uint32 fifo_reg) in vmw_fifo_mem_read()
1474 uint32 status) in vmw_irq_status_write()
A Dvmwgfx_cmdbuf.c1171 uint32 id; in vmw_cmdbuf_preempt()
1197 uint32 id; in vmw_cmdbuf_startstop()
A Dvmwgfx_scrn.c70 uint32 header;
75 uint32 header;
A Dvmwgfx_execbuf.c762 uint32 shader_slot, in vmw_view_bindings_add()
763 uint32 view_ids[], u32 num_views, in vmw_view_bindings_add()
2449 uint32 defined_id; in vmw_cmd_dx_view_define()
2450 uint32 sid; in vmw_cmd_dx_view_define()
2549 uint32 defined_id; in vmw_cmd_dx_so_define()
A Dvmwgfx_drv.c273 uint32 value;
/drivers/firmware/arm_scmi/vendors/imx/
A Dimx95.rst92 |uint32 version | For this revision of the specification, this value must be |
110 |uint32 attributes |Protocol attributes: |
135 |uint32 attributes |Flags that are associated with a specific command in the |
152 |uint32 lmid |ID of the Logical Machine |
163 |uint32 lmid |Identifier of the LM whose identification is requested. |
169 |uint32 attributes | Bits[31:0] reserved. must be zero |
171 |uint32 state | Current state of the LM |
173 |uint32 errStatus | Last error status recorded |
191 |uint32 lmid |ID of the Logical Machine |
216 |uint32 lmid |ID of the Logical Machine |
[all …]
/drivers/gpu/drm/amd/display/dc/dml2/
A Dcmntypes.h43 typedef unsigned int uint32, *puint32; typedef
70 uint32 val;
80 uint32 i;
A Ddml_display_rq_dlg_calc.c48 uint32 pixel_chunk_bytes = 0; in dml_rq_dlg_get_rq_reg()
49 uint32 min_pixel_chunk_bytes = 0; in dml_rq_dlg_get_rq_reg()
50 uint32 meta_chunk_bytes = 0; in dml_rq_dlg_get_rq_reg()
51 uint32 min_meta_chunk_bytes = 0; in dml_rq_dlg_get_rq_reg()
52 uint32 dpte_group_bytes = 0; in dml_rq_dlg_get_rq_reg()
53 uint32 mpte_group_bytes = 0; in dml_rq_dlg_get_rq_reg()
55 uint32 p1_pixel_chunk_bytes = 0; in dml_rq_dlg_get_rq_reg()
57 uint32 p1_meta_chunk_bytes = 0; in dml_rq_dlg_get_rq_reg()
58 uint32 p1_min_meta_chunk_bytes = 0; in dml_rq_dlg_get_rq_reg()
59 uint32 p1_dpte_group_bytes = 0; in dml_rq_dlg_get_rq_reg()
[all …]

Completed in 92 milliseconds