Home
last modified time | relevance | path

Searched refs:v_border_bottom (Results 1 – 25 of 33) sorted by relevance

12

/drivers/gpu/drm/amd/display/dc/dio/dcn401/
A Ddcn401_dio_stream_encoder.c466 hw_crtc_timing.v_border_bottom /= 2; in enc401_stream_encoder_dp_set_stream_attribute()
678 hw_crtc_timing.v_addressable - hw_crtc_timing.v_border_bottom - in enc401_stream_encoder_dp_set_stream_attribute()
702 hw_crtc_timing.v_addressable + hw_crtc_timing.v_border_bottom); in enc401_stream_encoder_dp_set_stream_attribute()
/drivers/gpu/drm/amd/display/dc/dce120/
A Ddce120_timing_generator.c109 timing->v_border_top - timing->v_border_bottom) * in dce120_timing_generator_validate_timing()
434 uint32_t vsync_offset = timing->v_border_bottom + in dce120_timing_generator_program_blanking()
478 timing->v_border_bottom; in dce120_timing_generator_program_blanking()
629 timing->v_border_bottom - timing->v_front_porch; in dce120_timing_generator_enable_advanced_request()
/drivers/gpu/drm/amd/display/dc/dce110/
A Ddce110_timing_generator_v.c245 uint32_t vsync_offset = timing->v_border_bottom + in dce110_timing_generator_v_program_blanking()
311 timing->v_border_bottom; in dce110_timing_generator_v_program_blanking()
A Ddce110_timing_generator.c289 uint32_t vsync_offset = dc_crtc_timing->v_border_bottom + in dce110_timing_generator_program_timing_generator()
327 patched_crtc_timing.v_border_bottom; in dce110_timing_generator_program_timing_generator()
604 uint32_t vsync_offset = timing->v_border_bottom + in dce110_timing_generator_program_blanking()
692 timing->v_border_bottom; in dce110_timing_generator_program_blanking()
/drivers/gpu/drm/amd/display/dc/optc/dcn201/
A Ddcn201_optc.c80 timing->v_border_top - timing->v_border_bottom); in optc201_validate_timing()
/drivers/gpu/drm/amd/display/dc/hpo/dcn31/
A Ddcn31_hpo_dp_stream_encoder.c357 hw_crtc_timing.v_addressable - hw_crtc_timing.v_border_bottom - in dcn31_hpo_dp_stream_enc_set_stream_attribute()
361 …ight = hw_crtc_timing.v_border_top + hw_crtc_timing.v_addressable + hw_crtc_timing.v_border_bottom; in dcn31_hpo_dp_stream_enc_set_stream_attribute()
/drivers/gpu/drm/amd/display/dc/dio/dcn10/
A Ddcn10_stream_encoder.c270 hw_crtc_timing.v_border_bottom /= 2; in enc1_stream_encoder_dp_set_stream_attribute()
437 hw_crtc_timing.v_addressable - hw_crtc_timing.v_border_bottom - in enc1_stream_encoder_dp_set_stream_attribute()
461 hw_crtc_timing.v_addressable + hw_crtc_timing.v_border_bottom); in enc1_stream_encoder_dp_set_stream_attribute()
/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_stream_encoder.c291 hw_crtc_timing.v_border_bottom /= 2; in dce110_stream_encoder_dp_set_stream_attribute()
472 hw_crtc_timing.v_addressable - hw_crtc_timing.v_border_bottom - in dce110_stream_encoder_dp_set_stream_attribute()
499 hw_crtc_timing.v_addressable + hw_crtc_timing.v_border_bottom); in dce110_stream_encoder_dp_set_stream_attribute()
/drivers/gpu/drm/amd/display/dc/optc/dcn10/
A Ddcn10_optc.c244 patched_crtc_timing.v_border_bottom - in optc1_program_timing()
364 patched_crtc_timing.v_border_bottom - in optc1_set_vtg_params()
602 timing->v_border_top - timing->v_border_bottom); in optc1_validate_timing()
/drivers/gpu/drm/amd/display/dc/dml/calcs/
A Ddcn_calcs.c423 + pipe->stream->timing.v_border_bottom; in pipe_ctx_to_e2e_pipe_params()
442 - pipe->stream->timing.v_border_bottom in pipe_ctx_to_e2e_pipe_params()
908 pipe->stream->timing.v_border_top + pipe->stream->timing.v_border_bottom; in dcn_validate_bandwidth()
1217 pipe->stream->timing.v_border_bottom + in dcn_validate_bandwidth()
1228 pipe->stream->timing.v_border_bottom) in dcn_validate_bandwidth()
/drivers/gpu/drm/amd/display/dc/
A Ddc_spl_translate.c134 stream->timing.v_addressable + stream->timing.v_border_bottom + stream->timing.v_border_top; in translate_SPL_in_params_from_pipe_ctx()
A Ddc_hw_types.h947 uint32_t v_border_bottom; member
/drivers/gpu/drm/amd/display/dc/dml2/
A Ddml2_utils.c246 vactive = timing->v_addressable + timing->v_border_bottom + timing->v_border_top; in populate_pipe_ctx_dlg_params_from_dml()
251 vblank_end = vblank_start - timing->v_addressable - timing->v_border_top - timing->v_border_bottom; in populate_pipe_ctx_dlg_params_from_dml()
A Ddml2_translation_helper.c757 …out->VActive[location] = in->timing.v_addressable + in->timing.v_border_bottom + in->timing.v_bord… in populate_dml_timing_cfg_from_stream_state()
775 - in->timing.v_border_bottom; in populate_dml_timing_cfg_from_stream_state()
/drivers/gpu/drm/amd/display/dc/dml/dcn314/
A Ddcn314_fpu.c300 v_active = timing->v_border_top + timing->v_addressable + timing->v_border_bottom; in get_vertical_back_porch()
/drivers/gpu/drm/amd/display/modules/power/
A Dpower_helpers.c892 stream->timing.v_border_bottom; in mod_power_calc_psr_configs()
959 stream->timing.v_border_top + stream->timing.v_border_bottom; in psr_su_set_dsc_slice_height()
/drivers/gpu/drm/amd/display/dc/dml/dcn351/
A Ddcn351_fpu.c463 v_active = timing->v_border_top + timing->v_addressable + timing->v_border_bottom; in get_vertical_back_porch()
/drivers/gpu/drm/amd/display/dc/dml/dcn35/
A Ddcn35_fpu.c430 v_active = timing->v_border_top + timing->v_addressable + timing->v_border_bottom; in get_vertical_back_porch()
/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
A Ddcn314_hwseq.c104 …ight = stream->timing.v_addressable + stream->timing.v_border_top + stream->timing.v_border_bottom; in update_dsc_on_stream()
/drivers/gpu/drm/amd/display/dc/dml/dcn20/
A Ddcn20_fpu.c1131 patched_crtc_timing.v_border_bottom - in dcn20_adjust_freesync_v_startup()
1380 - timing->v_border_top - timing->v_border_bottom) / 2; in dcn20_populate_dml_pipes_from_context()
1398 - timing->v_border_bottom; in dcn20_populate_dml_pipes_from_context()
1404 timing->v_addressable + timing->v_border_top + timing->v_border_bottom; in dcn20_populate_dml_pipes_from_context()
/drivers/gpu/drm/amd/display/dc/dml2/dml21/
A Ddml21_translation_helper.c430 …timing->v_active = stream->timing.v_addressable + stream->timing.v_border_bottom + stream->timing.… in populate_dml21_timing_config_from_stream_state()
452 - stream->timing.v_border_top - stream->timing.v_border_bottom; in populate_dml21_timing_config_from_stream_state()
/drivers/gpu/drm/amd/display/dc/hubp/dcn401/
A Ddcn401_hubp.c171 …vblank_end = vblank_start - timing->v_addressable - timing->v_border_top - timing->v_border_bottom; in hubp401_vready_at_or_After_vsync()
/drivers/gpu/drm/amd/display/dc/link/
A Dlink_dpms.c837 …ight = stream->timing.v_addressable + stream->timing.v_border_top + stream->timing.v_border_bottom; in link_set_dsc_on_stream()
968 …ight = stream->timing.v_addressable + stream->timing.v_border_top + stream->timing.v_border_bottom; in link_set_dsc_pps_packet()
/drivers/gpu/drm/amd/display/dc/dsc/
A Ddc_dsc.c1072 pic_height = timing->v_addressable + timing->v_border_top + timing->v_border_bottom; in setup_dsc_config()
/drivers/gpu/drm/amd/display/dc/resource/dcn20/
A Ddcn20_resource.c1665 + stream->timing.v_border_bottom; in dcn20_validate_dsc()
1868 + timing.v_border_top + timing.v_border_bottom > 0) { in dcn20_validate_apply_pipe_split_flags()

Completed in 71 milliseconds

12