| /drivers/gpu/drm/amd/display/modules/freesync/ |
| A D | freesync.c | 225 in_out_vrr->adjust.v_total_max); in update_v_total_for_static_ramp()
287 in_out_vrr->adjust.v_total_max = v_total; in update_v_total_for_static_ramp()
329 in_out_vrr->adjust.v_total_max = in apply_below_the_range()
494 in_out_vrr->adjust.v_total_max = in apply_fixed_refresh()
500 in_out_vrr->adjust.v_total_max = in apply_fixed_refresh()
1035 in_out_vrr->adjust.v_total_max = stream->timing.v_total; in mod_freesync_build_vrr_params()
1100 in_out_vrr->adjust.v_total_max = in mod_freesync_build_vrr_params()
1117 in_out_vrr->adjust.v_total_max = in mod_freesync_build_vrr_params()
1198 in_out_vrr->adjust.v_total_max = in mod_freesync_handle_v_update()
1231 in_out_vrr->adjust.v_total_max = in mod_freesync_handle_v_update()
[all …]
|
| /drivers/gpu/drm/amd/display/modules/inc/ |
| A D | mod_stats.h | 67 unsigned int v_total_max,
|
| /drivers/gpu/drm/amd/display/dc/hwss/dcn35/ |
| A D | dcn35_hwseq.h | 98 int num_pipes, uint32_t v_total_min, uint32_t v_total_max);
|
| A D | dcn35_hwseq.c | 1487 params.vertical_total_max = adjust.v_total_max; in dcn35_set_drr()
1512 if (adjust.v_total_max != 0 && adjust.v_total_min != 0) in dcn35_set_drr()
1538 int num_pipes, uint32_t v_total_min, uint32_t v_total_max) in dcn35_set_long_vblank() argument
1543 params.vertical_total_max = v_total_max; in dcn35_set_long_vblank()
|
| /drivers/gpu/drm/amd/display/dc/dce110/ |
| A D | dce110_timing_generator.c | 371 uint32_t v_total_max = 0; in dce110_timing_generator_set_drr() local
381 v_total_max = dm_read_reg(tg->ctx, addr); in dce110_timing_generator_set_drr()
390 set_reg_field_value(v_total_max, in dce110_timing_generator_set_drr()
445 set_reg_field_value(v_total_max, in dce110_timing_generator_set_drr()
463 dm_write_reg(tg->ctx, addr, v_total_max); in dce110_timing_generator_set_drr()
|
| /drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/ |
| A D | dce110_clk_mgr.c | 103 if (adjust.v_total_max != adjust.v_total_min) in dce110_get_min_vblank_time_us()
|
| /drivers/gpu/drm/amd/display/dc/optc/dcn31/ |
| A D | dcn31_optc.c | 267 OTG_V_TOTAL_MAX, &s->v_total_max); in optc31_read_otg_state()
|
| /drivers/gpu/drm/amd/display/dc/inc/hw/ |
| A D | timing_generator.h | 154 uint32_t v_total_max; member
|
| /drivers/gpu/drm/amd/display/dc/dml/ |
| A D | display_mode_lib.c | 217 dml_print("DML PARAMS: v_total_max = %d\n", pipe_src->v_total_max); in dml_log_pipe_params()
|
| A D | display_mode_structs.h | 444 unsigned char v_total_max; member
|
| /drivers/gpu/drm/amd/display/dc/ |
| A D | dc_hw_types.h | 1017 uint32_t v_total_max; member
|
| A D | dc_dmub_srv.c | 382 cmd.drr_update.dmub_optc_state_req.v_total_max = vtotal_max; in dc_dmub_srv_drr_update_cmd()
1827 cmd.fams2_drr_update.dmub_optc_state_req.v_total_max = vtotal_max; in dc_dmub_srv_fams2_drr_update()
|
| /drivers/gpu/drm/amd/display/dc/hwss/ |
| A D | hw_sequencer.h | 461 …ong_vtotal)(struct pipe_ctx **pipe_ctx, int num_pipes, uint32_t v_total_min, uint32_t v_total_max);
|
| /drivers/gpu/drm/amd/display/dc/hwss/dcn30/ |
| A D | dcn30_hwseq.c | 974 unsigned int v_total = stream->adjust.v_total_max ? in dcn30_apply_idle_power_optimizations()
975 stream->adjust.v_total_max : stream->timing.v_total; in dcn30_apply_idle_power_optimizations()
|
| /drivers/gpu/drm/amd/display/dc/dml/dcn351/ |
| A D | dcn351_fpu.c | 498 if (pipe->stream->adjust.v_total_max == in dcn351_populate_dml_pipes_from_context_fpu()
|
| /drivers/gpu/drm/amd/display/dc/dml/dcn35/ |
| A D | dcn35_fpu.c | 465 if (pipe->stream->adjust.v_total_max == in dcn35_populate_dml_pipes_from_context_fpu()
|
| /drivers/gpu/drm/amd/display/dc/dcn10/ |
| A D | dcn10_hw_sequencer_debug.c | 448 s.v_total_max, in dcn10_get_otg_states()
|
| /drivers/gpu/drm/amd/display/dc/hwss/dce110/ |
| A D | dce110_hwseq.c | 1667 params.vertical_total_max = stream->adjust.v_total_max; in dce110_apply_single_controller_ctx_to_hw()
1671 if (stream->adjust.v_total_min != 0 && stream->adjust.v_total_max != 0) in dce110_apply_single_controller_ctx_to_hw()
2125 params.vertical_total_max = adjust.v_total_max; in set_drr()
2141 if (adjust.v_total_max != 0 && adjust.v_total_min != 0) in set_drr()
|
| /drivers/gpu/drm/amd/display/dc/hwss/dcn401/ |
| A D | dcn401_hwseq.c | 737 params->vertical_total_max = stream->adjust.v_total_max; in enable_stream_timing_calc()
742 if (stream->adjust.v_total_min != 0 && stream->adjust.v_total_max != 0) in enable_stream_timing_calc()
1456 && pipe_ctx->stream->adjust.v_total_min == pipe_ctx->stream->adjust.v_total_max in dcn401_optimize_bandwidth()
1457 && pipe_ctx->stream->adjust.v_total_max > pipe_ctx->stream->timing.v_total) in dcn401_optimize_bandwidth()
|
| /drivers/gpu/drm/amd/display/dc/hwss/dcn20/ |
| A D | dcn20_hwseq.c | 961 params.vertical_total_max = stream->adjust.v_total_max; in dcn20_enable_stream_timing()
967 if (stream->adjust.v_total_min != 0 && stream->adjust.v_total_max != 0) in dcn20_enable_stream_timing()
2470 && pipe_ctx->stream->adjust.v_total_min == pipe_ctx->stream->adjust.v_total_max in dcn20_optimize_bandwidth()
2471 && pipe_ctx->stream->adjust.v_total_max > pipe_ctx->stream->timing.v_total) in dcn20_optimize_bandwidth()
|
| /drivers/gpu/drm/amd/display/dc/core/ |
| A D | dc.c | 415 dc->hwss.set_long_vtotal(&pipe, 1, adjust->v_total_min, adjust->v_total_max); in set_long_vtotal()
457 stream->adjust.v_total_max = adjust->v_total_max; in dc_stream_adjust_vmin_vmax()
464 (adjust->v_total_max > dc->caps.max_v_total || adjust->v_total_min > dc->caps.max_v_total)) { in dc_stream_adjust_vmin_vmax()
3258 stream->adjust.v_total_max != update->crtc_timing_adjust->v_total_max || in copy_stream_update_to_stream()
|
| /drivers/gpu/drm/amd/display/dc/dml2/ |
| A D | dml2_utils.c | 271 pipe_ctx->pipe_dlg_param.vtotal_max = pipe_ctx->stream->adjust.v_total_max; in populate_pipe_ctx_dlg_params_from_dml()
|
| /drivers/gpu/drm/amd/display/dmub/inc/ |
| A D | dmub_cmd.h | 2101 uint32_t v_total_max; member
5548 uint32_t v_total_max; member
|
| /drivers/gpu/drm/amd/display/dc/optc/dcn10/ |
| A D | dcn10_optc.c | 1350 OTG_V_TOTAL_MAX, &s->v_total_max); in optc1_read_otg_state()
|
| /drivers/gpu/drm/amd/display/dc/hwss/dcn10/ |
| A D | dcn10_hwseq.c | 625 s.v_total_max, in dcn10_log_hw_state()
3383 params.vertical_total_max = adjust.v_total_max; in dcn10_set_drr()
3400 if (adjust.v_total_max != 0 && adjust.v_total_min != 0) in dcn10_set_drr()
|