Home
last modified time | relevance | path

Searched refs:vlv_dpio_write (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/i915/display/
A Dintel_dpio_phy.c747 vlv_dpio_write(display->drm, phy, VLV_PCS01_DW9(ch), val); in chv_set_phy_signal_level()
903 vlv_dpio_write(display->drm, phy, CHV_CMN_DW5_CH0, val); in chv_phy_pre_pll_enable()
911 vlv_dpio_write(display->drm, phy, CHV_CMN_DW1_CH1, val); in chv_phy_pre_pll_enable()
943 vlv_dpio_write(display->drm, phy, CHV_CMN_DW19(ch), val); in chv_phy_pre_pll_enable()
1004 vlv_dpio_write(display->drm, phy, VLV_PCS01_DW12(ch), in chv_phy_pre_encoder_enable()
1012 vlv_dpio_write(display->drm, phy, VLV_PCS23_DW12(ch), in chv_phy_pre_encoder_enable()
1051 vlv_dpio_write(display->drm, phy, CHV_CMN_DW5_CH0, val); in chv_phy_post_pll_disable()
1055 vlv_dpio_write(display->drm, phy, CHV_CMN_DW1_CH1, val); in chv_phy_post_pll_disable()
1086 vlv_dpio_write(display->drm, phy, VLV_TX_DW2_GRP(ch), in vlv_set_phy_signal_level()
1111 vlv_dpio_write(display->drm, phy, VLV_PCS_DW0_GRP(ch), in vlv_phy_pre_pll_enable()
[all …]
A Dintel_dpll.c1889 vlv_dpio_write(display->drm, phy, VLV_REF_DW11, tmp); in vlv_pllb_recal_opamp()
1898 vlv_dpio_write(display->drm, phy, VLV_REF_DW11, tmp); in vlv_pllb_recal_opamp()
1928 vlv_dpio_write(display->drm, phy, VLV_CMN_DW0, 0x610); in vlv_prepare_pll()
1944 vlv_dpio_write(display->drm, phy, VLV_PLL_DW3(ch), tmp); in vlv_prepare_pll()
1947 vlv_dpio_write(display->drm, phy, VLV_PLL_DW3(ch), tmp); in vlv_prepare_pll()
2037 vlv_dpio_write(display->drm, phy, CHV_CMN_DW13(ch), in chv_prepare_pll()
2044 vlv_dpio_write(display->drm, phy, CHV_PLL_DW0(ch), in chv_prepare_pll()
2048 vlv_dpio_write(display->drm, phy, CHV_PLL_DW1(ch), in chv_prepare_pll()
2053 vlv_dpio_write(display->drm, phy, CHV_PLL_DW2(ch), in chv_prepare_pll()
2062 vlv_dpio_write(display->drm, phy, CHV_PLL_DW3(ch), tmp); in chv_prepare_pll()
[all …]
A Dvlv_sideband.h83 void vlv_dpio_write(struct drm_device *drm,
90 static inline void vlv_dpio_write(struct drm_device *drm, in vlv_dpio_write() function
A Dvlv_sideband.c43 void vlv_dpio_write(struct drm_device *drm, in vlv_dpio_write() function
A Dintel_display_power_well.c1483 vlv_dpio_write(display->drm, phy, CHV_CMN_DW28, tmp); in chv_dpio_cmn_power_well_enable()
1488 vlv_dpio_write(display->drm, phy, CHV_CMN_DW6_CH1, tmp); in chv_dpio_cmn_power_well_enable()
1497 vlv_dpio_write(display->drm, phy, CHV_CMN_DW30, tmp); in chv_dpio_cmn_power_well_enable()

Completed in 44 milliseconds