Home
last modified time | relevance | path

Searched refs:vsp1_write (Results 1 – 7 of 7) sorted by relevance

/drivers/media/platform/renesas/vsp1/
A Dvsp1_drv.c64 vsp1_write(vsp1, VI6_WPF_IRQ_STA(i), ~status & mask); in vsp1_irq_handler()
519 vsp1_write(vsp1, VI6_SRESET, VI6_SRESET_SRTS(index)); in vsp1_reset_wpf()
556 vsp1_write(vsp1, VI6_DPR_RPF_ROUTE(i), VI6_DPR_NODE_UNUSED); in vsp1_device_init()
564 vsp1_write(vsp1, VI6_DPR_SRU_ROUTE, VI6_DPR_NODE_UNUSED); in vsp1_device_init()
565 vsp1_write(vsp1, VI6_DPR_LUT_ROUTE, VI6_DPR_NODE_UNUSED); in vsp1_device_init()
566 vsp1_write(vsp1, VI6_DPR_CLU_ROUTE, VI6_DPR_NODE_UNUSED); in vsp1_device_init()
567 vsp1_write(vsp1, VI6_DPR_HST_ROUTE, VI6_DPR_NODE_UNUSED); in vsp1_device_init()
568 vsp1_write(vsp1, VI6_DPR_HSI_ROUTE, VI6_DPR_NODE_UNUSED); in vsp1_device_init()
569 vsp1_write(vsp1, VI6_DPR_BRU_ROUTE, VI6_DPR_NODE_UNUSED); in vsp1_device_init()
589 vsp1_write(vsp1, VI6_DISP_IRQ_ENB(i), 0); in vsp1_mask_all_interrupts()
[all …]
A Dvsp1_pipe.c480 vsp1_write(vsp1, VI6_CMD(pipe->output->entity.index), in vsp1_pipeline_run()
532 vsp1_write(vsp1, entity->route->reg, in vsp1_pipeline_stop()
537 vsp1_write(vsp1, VI6_DPR_HGO_SMPPT, in vsp1_pipeline_stop()
542 vsp1_write(vsp1, VI6_DPR_HGT_SMPPT, in vsp1_pipeline_stop()
A Dvsp1_dl.c882 vsp1_write(vsp1, VI6_DL_HDR_ADDR(dlm->index), dl->dma); in vsp1_dl_list_hw_enqueue()
1079 vsp1_write(vsp1, VI6_DL_EXT_CTRL(i), ext_dl); in vsp1_dlm_setup()
1082 vsp1_write(vsp1, VI6_DL_CTRL, ctrl); in vsp1_dlm_setup()
1083 vsp1_write(vsp1, VI6_DL_SWAP, VI6_DL_SWAP_LWS); in vsp1_dlm_setup()
A Dvsp1.h127 static inline void vsp1_write(struct vsp1_device *vsp1, u32 reg, u32 data) in vsp1_write() function
A Dvsp1_wpf.c198 vsp1_write(vsp1, VI6_WPF_IRQ_ENB(wpf->entity.index), 0); in vsp1_wpf_stop()
199 vsp1_write(vsp1, wpf->entity.index * VI6_WPF_OFFSET + in vsp1_wpf_stop()
A Dvsp1_hgo.c60 vsp1_write(hgo->histo.entity.vsp1, in vsp1_hgo_frame_end()
A Dvsp1_drm.c761 vsp1_write(vsp1, VI6_DISP_IRQ_STA(pipe_index), 0); in vsp1_du_setup_lif()
762 vsp1_write(vsp1, VI6_DISP_IRQ_ENB(pipe_index), 0); in vsp1_du_setup_lif()

Completed in 14 milliseconds