Home
last modified time | relevance | path

Searched refs:wptr_old (Results 1 – 15 of 15) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_cper.c462 u64 pos, wptr_old, rptr; in amdgpu_cper_ring_write() local
477 wptr_old = ring->wptr; in amdgpu_cper_ring_write()
496 if (((wptr_old < rptr) && (rptr <= ring->wptr)) || in amdgpu_cper_ring_write()
497 ((ring->wptr < wptr_old) && (wptr_old < rptr)) || in amdgpu_cper_ring_write()
498 ((rptr <= ring->wptr) && (ring->wptr < wptr_old))) { in amdgpu_cper_ring_write()
A Damdgpu_ring.c94 ring->wptr_old = ring->wptr; in amdgpu_ring_alloc()
119 ring->wptr_old = ring->wptr; in amdgpu_ring_alloc_reemit()
206 ring->wptr = ring->wptr_old; in amdgpu_ring_undo()
A Damdgpu_ring.h317 u64 wptr_old; member
A Djpeg_v4_0.c194 ring->wptr_old = 0; in jpeg_v4_0_hw_init()
A Dvce_v4_0.c182 adev->vce.ring[0].wptr_old = 0; in vce_v4_0_mmsch_start()
A Dvcn_v2_0.c1925 adev->vcn.inst->ring_dec.wptr_old = 0; in vcn_v2_0_start_mmsch()
1930 adev->vcn.inst->ring_enc[i].wptr_old = 0; in vcn_v2_0_start_mmsch()
A Djpeg_v5_0_1.c256 ring->wptr_old = 0; in jpeg_v5_0_1_hw_init()
A Dvcn_v3_0.c398 ring->wptr_old = 0; in vcn_v3_0_hw_init()
411 ring->wptr_old = 0; in vcn_v3_0_hw_init()
A Djpeg_v4_0_3.c385 ring->wptr_old = 0; in jpeg_v4_0_3_hw_init()
A Dvcn_v5_0_1.c238 ring->wptr_old = 0; in vcn_v5_0_1_hw_init()
A Duvd_v7_0.c763 adev->uvd.inst[i].ring_enc[0].wptr_old = 0; in uvd_v7_0_mmsch_start()
A Dvcn_v4_0_3.c342 ring->wptr_old = 0; in vcn_v4_0_3_hw_init()
A Dvcn_v4_0.c347 ring->wptr_old = 0; in vcn_v4_0_hw_init()
/drivers/gpu/drm/radeon/
A Dradeon_ring.c130 ring->wptr_old = ring->wptr; in radeon_ring_alloc()
216 ring->wptr = ring->wptr_old; in radeon_ring_undo()
A Dradeon.h799 unsigned wptr_old; member

Completed in 59 milliseconds