| /drivers/gpu/drm/msm/disp/dpu1/ |
| A D | dpu_hw_vbif.c | 58 u32 xin_id, u32 value) in dpu_hw_set_mem_type() argument
69 if (!vbif || xin_id >= MAX_XIN_COUNT || xin_id >= 16) in dpu_hw_set_mem_type()
74 if (xin_id >= 8) { in dpu_hw_set_mem_type()
75 xin_id -= 8; in dpu_hw_set_mem_type()
101 bit_off = (xin_id % 4) * 8; in dpu_hw_set_limit_conf()
109 u32 xin_id, bool rd) in dpu_hw_get_limit_conf() argument
131 u32 xin_id, bool enable) in dpu_hw_set_halt_ctrl() argument
139 reg_val |= BIT(xin_id); in dpu_hw_set_halt_ctrl()
141 reg_val &= ~BIT(xin_id); in dpu_hw_set_halt_ctrl()
147 u32 xin_id) in dpu_hw_get_halt_ctrl() argument
[all …]
|
| A D | dpu_vbif.c | 53 status = vbif->ops.get_halt_ctrl(vbif, xin_id); in _dpu_vbif_wait_for_xin_halt()
57 status = vbif->ops.get_halt_ctrl(vbif, xin_id); in _dpu_vbif_wait_for_xin_halt()
66 dpu_vbif_name(vbif->idx), xin_id); in _dpu_vbif_wait_for_xin_halt()
70 dpu_vbif_name(vbif->idx), xin_id); in _dpu_vbif_wait_for_xin_halt()
111 dpu_vbif_name(vbif->idx), params->xin_id, in _dpu_vbif_apply_dynamic_ot_limit()
150 params->xin_id, params->rd); in _dpu_vbif_get_ot_limit()
157 dpu_vbif_name(vbif->idx), params->xin_id, ot_lim); in _dpu_vbif_get_ot_limit()
186 vbif->ops.set_write_gather_en(vbif, params->xin_id); in dpu_vbif_set_ot_limit()
198 vbif->ops.set_halt_ctrl(vbif, params->xin_id, true); in dpu_vbif_set_ot_limit()
204 vbif->ops.set_halt_ctrl(vbif, params->xin_id, false); in dpu_vbif_set_ot_limit()
[all …]
|
| A D | dpu_hw_vbif.h | 27 u32 xin_id, bool rd, u32 limit);
37 u32 xin_id, bool rd);
46 u32 xin_id, bool enable);
55 u32 xin_id);
65 u32 xin_id, u32 level, u32 remap_level);
74 u32 xin_id, u32 value);
93 void (*set_write_gather_en)(struct dpu_hw_vbif *vbif, u32 xin_id);
|
| A D | dpu_vbif.h | 11 u32 xin_id; member
22 u32 xin_id; member
36 u32 xin_id; member
|
| /drivers/gpu/drm/msm/disp/dpu1/catalog/ |
| A D | dpu_1_7_msm8996.h | 67 .xin_id = 0,
75 .xin_id = 4,
83 .xin_id = 8,
91 .xin_id = 12,
99 .xin_id = 1,
107 .xin_id = 5,
115 .xin_id = 9,
123 .xin_id = 13,
131 .xin_id = 2,
139 .xin_id = 10,
|
| A D | dpu_9_0_sm8550.h | 63 .xin_id = 0,
70 .xin_id = 4,
77 .xin_id = 8,
84 .xin_id = 12,
91 .xin_id = 1,
98 .xin_id = 5,
105 .xin_id = 9,
112 .xin_id = 13,
119 .xin_id = 14,
126 .xin_id = 15,
[all …]
|
| A D | dpu_9_1_sar2130p.h | 63 .xin_id = 0,
70 .xin_id = 4,
77 .xin_id = 8,
84 .xin_id = 12,
91 .xin_id = 1,
98 .xin_id = 5,
105 .xin_id = 9,
112 .xin_id = 13,
119 .xin_id = 14,
126 .xin_id = 15,
[all …]
|
| A D | dpu_10_0_sm8650.h | 63 .xin_id = 0,
70 .xin_id = 4,
77 .xin_id = 8,
84 .xin_id = 12,
91 .xin_id = 1,
98 .xin_id = 5,
105 .xin_id = 9,
112 .xin_id = 13,
119 .xin_id = 14,
126 .xin_id = 15,
[all …]
|
| A D | dpu_9_2_x1e80100.h | 62 .xin_id = 0,
69 .xin_id = 4,
76 .xin_id = 8,
83 .xin_id = 12,
90 .xin_id = 1,
97 .xin_id = 5,
104 .xin_id = 9,
111 .xin_id = 13,
118 .xin_id = 14,
125 .xin_id = 15,
[all …]
|
| A D | dpu_12_0_sm8750.h | 64 .xin_id = 0,
71 .xin_id = 4,
78 .xin_id = 8,
85 .xin_id = 12,
92 .xin_id = 1,
99 .xin_id = 5,
106 .xin_id = 9,
113 .xin_id = 13,
120 .xin_id = 14,
127 .xin_id = 15,
[all …]
|
| A D | dpu_5_0_sm8150.h | 73 .xin_id = 0,
81 .xin_id = 4,
89 .xin_id = 8,
97 .xin_id = 12,
105 .xin_id = 1,
113 .xin_id = 5,
121 .xin_id = 9,
129 .xin_id = 13,
282 .xin_id = 6,
|
| A D | dpu_6_0_sm8250.h | 72 .xin_id = 0,
80 .xin_id = 4,
88 .xin_id = 8,
96 .xin_id = 12,
104 .xin_id = 1,
112 .xin_id = 5,
120 .xin_id = 9,
128 .xin_id = 13,
319 .xin_id = 6,
|
| A D | dpu_7_0_sm8350.h | 72 .xin_id = 0,
80 .xin_id = 4,
88 .xin_id = 8,
96 .xin_id = 12,
104 .xin_id = 1,
112 .xin_id = 5,
120 .xin_id = 9,
128 .xin_id = 13,
292 .xin_id = 6,
|
| A D | dpu_3_0_msm8998.h | 72 .xin_id = 0,
80 .xin_id = 4,
88 .xin_id = 8,
96 .xin_id = 12,
104 .xin_id = 1,
112 .xin_id = 5,
120 .xin_id = 9,
128 .xin_id = 13,
|
| A D | dpu_4_0_sdm845.h | 70 .xin_id = 0,
78 .xin_id = 4,
86 .xin_id = 8,
94 .xin_id = 12,
102 .xin_id = 1,
110 .xin_id = 5,
118 .xin_id = 9,
126 .xin_id = 13,
|
| A D | dpu_8_1_sm8450.h | 72 .xin_id = 0,
80 .xin_id = 4,
88 .xin_id = 8,
96 .xin_id = 12,
104 .xin_id = 1,
112 .xin_id = 5,
120 .xin_id = 9,
128 .xin_id = 13,
305 .xin_id = 6,
|
| A D | dpu_5_1_sc8180x.h | 73 .xin_id = 0,
81 .xin_id = 4,
89 .xin_id = 8,
97 .xin_id = 12,
105 .xin_id = 1,
113 .xin_id = 5,
121 .xin_id = 9,
129 .xin_id = 13,
288 .xin_id = 6,
|
| A D | dpu_4_1_sdm670.h | 29 .xin_id = 0,
37 .xin_id = 4,
45 .xin_id = 1,
53 .xin_id = 5,
61 .xin_id = 9,
|
| A D | dpu_5_3_sm6150.h | 67 .xin_id = 0,
75 .xin_id = 1,
83 .xin_id = 5,
91 .xin_id = 9,
99 .xin_id = 13,
160 .xin_id = 6,
|
| A D | dpu_8_4_sa8775p.h | 71 .xin_id = 0,
79 .xin_id = 4,
87 .xin_id = 8,
95 .xin_id = 12,
103 .xin_id = 1,
111 .xin_id = 5,
119 .xin_id = 9,
127 .xin_id = 13,
312 .xin_id = 6,
|
| A D | dpu_8_0_sc8280xp.h | 71 .xin_id = 0,
79 .xin_id = 4,
87 .xin_id = 8,
95 .xin_id = 12,
103 .xin_id = 1,
111 .xin_id = 5,
119 .xin_id = 9,
127 .xin_id = 13,
|
| A D | dpu_6_2_sc7180.h | 53 .xin_id = 0,
61 .xin_id = 1,
69 .xin_id = 5,
77 .xin_id = 9,
155 .xin_id = 6,
|
| A D | dpu_6_4_sm6350.h | 60 .xin_id = 0,
68 .xin_id = 1,
76 .xin_id = 5,
84 .xin_id = 9,
149 .xin_id = 6,
|
| A D | dpu_5_2_sm7150.h | 70 .xin_id = 0,
78 .xin_id = 4,
86 .xin_id = 1,
94 .xin_id = 5,
102 .xin_id = 9,
248 .xin_id = 6,
|
| A D | dpu_7_2_sc7280.h | 57 .xin_id = 0,
65 .xin_id = 1,
73 .xin_id = 5,
81 .xin_id = 9,
166 .xin_id = 6,
|