Home
last modified time | relevance | path

Searched refs:CTL_ENABLE (Results 1 – 3 of 3) sorted by relevance

/tools/testing/selftests/kvm/arm64/
A Darch_timer.c33 timer_set_ctl(VIRTUAL, CTL_ENABLE); in guest_configure_timer_action()
38 timer_set_ctl(VIRTUAL, CTL_ENABLE); in guest_configure_timer_action()
43 timer_set_ctl(PHYSICAL, CTL_ENABLE); in guest_configure_timer_action()
48 timer_set_ctl(PHYSICAL, CTL_ENABLE); in guest_configure_timer_action()
84 if ((xctl & CTL_IMASK) || !(xctl & CTL_ENABLE)) in guest_validate_irq()
A Darch_timer_edge_cases.c169 istatus = (ctl & CTL_ISTATUS) && (ctl & CTL_ENABLE); in guest_irq_handler()
333 set_xval_irq(timer, xval, CTL_ENABLE, tv); in test_timer_xval()
399 set_tval_irq(timer, -1, CTL_ENABLE | CTL_IMASK); in test_timer_control_mask_then_unmask()
403 timer_set_ctl(timer, CTL_ENABLE); in test_timer_control_mask_then_unmask()
418 set_tval_irq(timer, -1, CTL_ENABLE | CTL_IMASK); in test_timer_control_masks()
435 set_tval_irq(timer, 0, CTL_ENABLE); in test_fire_a_timer_multiple_times()
444 timer_set_ctl(timer, CTL_ENABLE); in test_fire_a_timer_multiple_times()
472 set_tval_irq(timer, msec_to_cycles(delta_1_ms), CTL_ENABLE); in test_reprogramming_timer()
597 msec_to_cycles(test_args.wait_ms) / 2, CTL_ENABLE); in test_set_cnt_after_tval_max()
650 set_xval_irq(timer, xval, CTL_ENABLE, tv); in test_set_cnt_after_xval()
[all …]
/tools/testing/selftests/kvm/include/arm64/
A Darch_timer.h16 #define CTL_ENABLE (1 << 0) macro

Completed in 7 milliseconds