Home
last modified time | relevance | path

Searched refs:miss (Results 1 – 12 of 12) sorted by relevance

/tools/testing/selftests/mm/
A Dvm_util.h90 bool miss, bool wp, bool minor);
93 bool miss, bool wp, bool minor, uint64_t *ioctls);
A Duffd-unit-tests.c1459 do_register_ioctls_test(uffd_test_args_t *args, bool miss, bool wp, bool minor) in do_register_ioctls_test() argument
1466 miss, wp, minor, &ioctls); in do_register_ioctls_test()
1476 (!miss && !wp && !minor)) { in do_register_ioctls_test()
1479 "with wrong errno=%d", miss, wp, minor, ret); in do_register_ioctls_test()
1484 if (miss) in do_register_ioctls_test()
1494 "returned=0x%"PRIx64, miss, wp, minor, expected, ioctls); in do_register_ioctls_test()
1502 int miss, wp, minor; in uffd_register_ioctls_test() local
1504 for (miss = 0; miss <= 1; miss++) in uffd_register_ioctls_test()
1507 do_register_ioctls_test(args, miss, wp, minor); in uffd_register_ioctls_test()
A Dvm_util.c343 bool miss, bool wp, bool minor, uint64_t *ioctls) in uffd_register_with_ioctls() argument
349 if (miss) in uffd_register_with_ioctls()
369 bool miss, bool wp, bool minor) in uffd_register() argument
372 miss, wp, minor, NULL); in uffd_register()
/tools/perf/Documentation/
A Dperf-amd-ibs.txt21 hit/miss, d-TLB hit/miss, cache miss latency, load/store data source, branch
23 with details like i-cache hit/miss, i-TLB hit/miss, fetch latency etc. IBS is
A Dperf-arm-spe.txt19 in cycles. For loads and stores it also includes data address, cache miss events, and data origin.
80 - Allows correlation between an instruction and events, such as TLB and cache miss. (Data source
185 21 l1d-miss
187 5 llc-miss
189 2 tlb-miss
A Dperf-record.txt216 na, none, hit, miss, hitm, fwd, peer (for mem_snoop)
/tools/perf/util/
A Dbpf-filter.l147 miss { return constant(PERF_MEM_SNOOP_MISS); }
A Dmem-events.c334 u64 hit, miss; in perf_mem__tlb_scnprintf() local
343 miss = m & PERF_MEM_TLB_MISS; in perf_mem__tlb_scnprintf()
361 if (miss) in perf_mem__tlb_scnprintf()
A Dparse-events.l260 …|write|prefetch|prefetches|speculative-read|speculative-load|refs|Reference|ops|access|misses|miss)
/tools/testing/selftests/net/openvswitch/
A Dovs-dpctl.py1874 up.miss(msg)
2452 def miss(self, packetmsg): member in OvsFlow
/tools/arch/x86/kcpuid/
A Dcpuid.csv891 0x8000001b, 0, eax, 11, ibs_l3_miss_filter , IBS L3-miss filtering supported (…
911 0x8000001c, 0, ecx, 5, lwp_data_adddr , Cache miss events report the data…
/tools/memory-model/Documentation/
A Dlitmus-tests.txt950 reordering compilers and CPUs can carry out, leading it to miss

Completed in 28 milliseconds