| /tools/testing/selftests/kvm/x86/ |
| A D | hyperv_features.c | 47 GUEST_ASSERT(msr->idx); in guest_msr() 49 if (msr->write) in guest_msr() 50 vector = wrmsr_safe(msr->idx, msr->write_val); in guest_msr() 52 if (!vector && (!msr->write || !is_write_only_msr(msr->idx))) in guest_msr() 58 msr->write ? "WR" : "RD", msr->idx, vector); in guest_msr() 62 msr->write ? "WR" : "RD", msr->idx, vector); in guest_msr() 67 if (msr->write) in guest_msr() 70 msr->idx, msr->write_val, msr_val); in guest_msr() 184 msr->write = true; in guest_test_msrs_access() 213 msr->write = true; in guest_test_msrs_access() [all …]
|
| A D | feature_msrs_test.c | 17 return msr == MSR_IA32_VMX_CR0_FIXED1 || msr == MSR_IA32_VMX_CR4_FIXED1; in is_kvm_controlled_msr() 26 switch (msr) { in is_hidden_vmx_msr() 37 static bool is_quirked_msr(uint32_t msr) in is_quirked_msr() argument 39 return msr != MSR_AMD64_DE_CFG; in is_quirked_msr() 54 if (is_kvm_controlled_msr(msr)) in test_feature_msr() 61 if (msr == MSR_IA32_UCODE_REV) in test_feature_msr() 73 reset_value, is_quirked_msr(msr) ? "" : "non-", msr, in test_feature_msr() 74 vcpu_get_msr(vcpu, msr)); in test_feature_msr() 75 if (!is_hidden_vmx_msr(msr)) in test_feature_msr() 79 if (is_hidden_vmx_msr(msr)) in test_feature_msr() [all …]
|
| A D | userspace_msr_exit_test.c | 403 run->msr.index, msr_index); in process_rdmsr() 405 switch (run->msr.index) { in process_rdmsr() 407 run->msr.data = 0; in process_rdmsr() 410 run->msr.error = 1; in process_rdmsr() 416 run->msr.data = MSR_FS_BASE; in process_rdmsr() 437 switch (run->msr.index) { in process_wrmsr() 439 if (run->msr.data != 0) in process_wrmsr() 440 run->msr.error = 1; in process_wrmsr() 443 if (run->msr.data != 1) in process_wrmsr() 444 run->msr.error = 1; in process_wrmsr() [all …]
|
| A D | kvm_pv_test.c | 20 #define TEST_MSR(msr) { .idx = msr, .name = #msr } argument 22 #define PR_MSR(msr) ucall(UCALL_PR_MSR, 1, msr) argument 41 static void test_msr(struct msr_data *msr) in test_msr() argument 46 PR_MSR(msr); in test_msr() 48 vector = rdmsr_safe(msr->idx, &ignored); in test_msr() 51 vector = wrmsr_safe(msr->idx, 0); in test_msr() 100 struct msr_data *msr = (struct msr_data *)uc->args[0]; in pr_msr() local 102 pr_info("testing msr: %s (%#x)\n", msr->name, msr->idx); in pr_msr()
|
| A D | pmu_counters_test.c | 348 expect_gp ? "#GP" : "no fault", msr, vector) \ 350 #define GUEST_ASSERT_PMC_VALUE(insn, msr, val, expected) \ argument 353 msr, expected, val); 387 const uint32_t msr = base_msr + i; in guest_rd_wr_counters() local 402 msr != MSR_P6_PERFCTR1; in guest_rd_wr_counters() 407 vector = wrmsr_safe(msr, test_val); in guest_rd_wr_counters() 408 GUEST_ASSERT_PMC_MSR_ACCESS(WRMSR, msr, expect_gp, vector); in guest_rd_wr_counters() 410 vector = rdmsr_safe(msr, &val); in guest_rd_wr_counters() 411 GUEST_ASSERT_PMC_MSR_ACCESS(RDMSR, msr, expect_gp, vector); in guest_rd_wr_counters() 415 GUEST_ASSERT_PMC_VALUE(RDMSR, msr, val, expected_val); in guest_rd_wr_counters() [all …]
|
| A D | hyperv_svm_test.c | 24 static inline void rdmsr_from_l2(uint32_t msr) in rdmsr_from_l2() argument 27 __asm__ __volatile__ ("rdmsr" : : "c"(msr) : in rdmsr_from_l2() 103 __set_bit(2 * (MSR_FS_BASE & 0x1fff), svm->msr + 0x800); in guest_code() 115 __set_bit(2 * (MSR_GS_BASE & 0x1fff), svm->msr + 0x800); in guest_code()
|
| A D | hyperv_evmcs.c | 33 static inline void rdmsr_from_l2(uint32_t msr) in rdmsr_from_l2() argument 36 __asm__ __volatile__ ("rdmsr" : : "c"(msr) : in rdmsr_from_l2() 144 __set_bit(MSR_FS_BASE & 0x1fff, vmx_pages->msr + 0x400); in guest_code() 156 __set_bit(MSR_GS_BASE & 0x1fff, vmx_pages->msr + 0x400); in guest_code()
|
| A D | aperfmperf_test.c | 38 static uint64_t read_dev_msr(int msr_fd, uint32_t msr) in read_dev_msr() argument 43 rc = pread(msr_fd, &data, sizeof(data), msr); in read_dev_msr() 44 TEST_ASSERT(rc == sizeof(data), "Read of MSR 0x%x failed", msr); in read_dev_msr()
|
| /tools/power/cpupower/debug/i386/ |
| A D | centrino-decode.c | 28 static int rdmsr(unsigned int cpu, unsigned int msr, in rdmsr() argument 47 if (lseek(fd, msr, SEEK_CUR) == -1) in rdmsr() 63 static void decode (unsigned int msr) in decode() argument 68 multiplier = ((msr >> 8) & 0xFF); in decode() 70 mv = (((msr & 0xFF) * 16) + 700); in decode() 72 printf("0x%x means multiplier %d @ %d mV\n", msr, multiplier, mv); in decode()
|
| A D | powernow-k8-decode.c | 30 uint64_t msr = 0; in get_fidvid() local 43 if (read(fd, &msr, 8) != 8) in get_fidvid() 46 *fid = ((uint32_t )(msr & 0xffffffffull)) & MSR_S_LO_CURRENT_FID; in get_fidvid() 47 *vid = ((uint32_t )(msr>>32 & 0xffffffffull)) & MSR_S_HI_CURRENT_VID; in get_fidvid()
|
| /tools/testing/selftests/intel_pstate/ |
| A D | msr.c | 16 long long msr; in main() local 36 pread(fd, &msr, sizeof(msr), 0x199); in main() 38 printf("msr 0x199: 0x%llx\n", msr); in main()
|
| A D | run.sh | 72 ./msr 0 >> /tmp/result.$1 119 msr=$(cat /tmp/result.${freq} | grep "msr" | awk ' { print $3 } ') 125 $msr
|
| A D | .gitignore | 3 msr
|
| /tools/power/x86/x86_energy_perf_policy/ |
| A D | x86_energy_perf_policy.c | 691 retval = pread(fd, msr, sizeof(*msr), offset); in get_msr() 779 unsigned long long msr; in read_hwp_cap() local 814 unsigned long long msr; in read_hwp_request() local 917 unsigned long long msr; in print_pkg_msrs() local 929 pkg, msr, in print_pkg_msrs() 936 pkg, msr, in print_pkg_msrs() 1169 unsigned long long msr; in enable_hwp_on_cpu() local 1182 unsigned long long msr; in update_cpu_msrs() local 1333 unsigned long long msr; in verify_hwp_is_enabled() local 1340 if ((msr & 1) == 0) { in verify_hwp_is_enabled() [all …]
|
| /tools/power/x86/turbostat/ |
| A D | turbostat.c | 5397 base_cpu, msr, msr & 0x2 ? "EN" : "DIS"); in dump_power_ctl() 7461 cpu, msr, ((msr) & 0x1) ? "EN" : "Dis", ((msr) & 0x2) ? "EN" : "Dis"); in print_hwp() 7468 cpu, msr, ((msr) & 0x1) ? "" : "No-", ((msr) & 0x4) ? "" : "No-"); in print_hwp() 7905 cpu, msr, (msr >> 63) & 1 ? "" : "UN"); in print_rapl() 7938 cpu, msr, (msr >> 31) & 1 ? "" : "UN"); in print_rapl() 7952 cpu, msr, (msr >> 31) & 1 ? "" : "UN"); in print_rapl() 7964 cpu, msr, (msr >> 31) & 1 ? "" : "UN"); in print_rapl() 8223 base_cpu, msr, msr & (0 << 0) ? "No-" : "", msr & (1 << 0) ? "No-" : "", in decode_misc_feature_control() 8465 rci->msr[cai->rci_index] = cai->msr; in rapl_perf_init() 8600 cci->msr[cai->rci_index] = cai->msr; in msr_perf_init_() [all …]
|
| A D | Makefile | 41 …/bits.h>/#include "bits.h"/' ../../../../arch/x86/include/asm/msr-index.h > $(SNAPSHOT)/msr-index.h 42 @echo '#define ARRAY_SIZE(arr) (sizeof(arr) / sizeof((arr)[0]))' >> $(SNAPSHOT)/msr-index.h
|
| /tools/power/cpupower/utils/idle_monitor/ |
| A D | nhm_idle.c | 74 int msr; in nhm_get_count() local 78 msr = MSR_CORE_C3_RESIDENCY; in nhm_get_count() 81 msr = MSR_CORE_C6_RESIDENCY; in nhm_get_count() 84 msr = MSR_PKG_C3_RESIDENCY; in nhm_get_count() 87 msr = MSR_PKG_C6_RESIDENCY; in nhm_get_count() 90 msr = MSR_TSC; in nhm_get_count() 95 if (read_msr(cpu, msr, val)) in nhm_get_count()
|
| A D | hsw_ext_idle.c | 65 int msr; in hsw_ext_get_count() local 69 msr = MSR_PKG_C8_RESIDENCY; in hsw_ext_get_count() 72 msr = MSR_PKG_C9_RESIDENCY; in hsw_ext_get_count() 75 msr = MSR_PKG_C10_RESIDENCY; in hsw_ext_get_count() 78 msr = MSR_TSC; in hsw_ext_get_count() 83 if (read_msr(cpu, msr, val)) in hsw_ext_get_count()
|
| A D | snb_idle.c | 63 int msr; in snb_get_count() local 67 msr = MSR_CORE_C7_RESIDENCY; in snb_get_count() 70 msr = MSR_PKG_C2_RESIDENCY; in snb_get_count() 73 msr = MSR_PKG_C7_RESIDENCY; in snb_get_count() 76 msr = MSR_TSC; in snb_get_count() 81 if (read_msr(cpu, msr, val)) in snb_get_count()
|
| /tools/testing/selftests/arm64/fp/ |
| A D | sme-inst.h | 20 msr S0_3_C4_C6_3, xzr 24 msr S0_3_C4_C5_3, xzr 28 msr S0_3_C4_C3_3, xzr
|
| /tools/perf/trace/beauty/tracepoints/ |
| A D | x86_msr.c | 24 static size_t x86_MSR__scnprintf(unsigned long msr, char *bf, size_t size, bool show_prefix) in x86_MSR__scnprintf() argument 26 return strarrays__scnprintf(&strarrays__x86_MSRs_tables, bf, size, "%#x", show_prefix, msr); in x86_MSR__scnprintf()
|
| /tools/testing/selftests/arm64/mte/ |
| A D | mte_helper.S | 103 msr tco, #MT_PSTATE_TCO_EN 115 msr tco, #MT_PSTATE_TCO_DIS
|
| /tools/testing/selftests/kvm/include/x86/ |
| A D | processor.h | 459 static inline uint64_t rdmsr(uint32_t msr) in rdmsr() argument 468 static inline void wrmsr(uint32_t msr, uint64_t value) in wrmsr() argument 1118 if (__builtin_constant_p(msr)) { \ 1123 snprintf(buf, sizeof(buf), "MSR 0x%x", msr); \ 1134 static inline bool is_durable_msr(uint32_t msr) in is_durable_msr() argument 1136 return msr != MSR_IA32_TSC; in is_durable_msr() 1139 #define vcpu_set_msr(vcpu, msr, val) \ argument 1144 "KVM_SET_MSRS failed on %s, value = 0x%lx", msr, #msr, v); \ 1145 if (!is_durable_msr(msr)) \ 1147 r = vcpu_get_msr(vcpu, msr); \ [all …]
|
| /tools/testing/selftests/kvm/lib/x86/ |
| A D | svm.c | 44 svm->msr = (void *)vm_vaddr_alloc_page(vm); in vcpu_alloc_svm() 45 svm->msr_hva = addr_gva2hva(vm, (uintptr_t)svm->msr); in vcpu_alloc_svm() 46 svm->msr_gpa = addr_gva2gpa(vm, (uintptr_t)svm->msr); in vcpu_alloc_svm()
|
| /tools/perf/arch/powerpc/include/ |
| A D | dwarf-regs-table.h | 20 REG_DWARFNUM_NAME(msr, 66),
|