Home
last modified time | relevance | path

Searched refs:DOMAIN18_PG_CONFIG (Results 1 – 21 of 21) sorted by relevance

/drivers/gpu/drm/amd/display/dc/pg/dcn35/
A Ddcn35_pg_cntl.h39 SR(DOMAIN18_PG_CONFIG), \
75 PG_CNTL_SF(DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
76 PG_CNTL_SF(DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
145 uint32_t DOMAIN18_PG_CONFIG; member
A Ddcn35_pg_cntl.c125 REG_UPDATE(DOMAIN18_PG_CONFIG, in pg_cntl35_dsc_pg_control()
/drivers/gpu/drm/amd/display/dc/hwss/dce/
A Ddce_hwseq.h291 SR(DOMAIN18_PG_CONFIG), \
351 SR(DOMAIN18_PG_CONFIG), \
459 SR(DOMAIN18_PG_CONFIG), \
513 SR(DOMAIN18_PG_CONFIG), \
612 uint32_t DOMAIN18_PG_CONFIG; member
870 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \
871 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \
923 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, mask_sh), \
924 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \
976 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN18_POWER_GATE, mask_sh), \
[all …]
/drivers/gpu/drm/amd/display/dc/resource/dcn36/
A Ddcn36_resource.h57 SR(DOMAIN18_PG_CONFIG), \
A Ddcn36_resource.c554 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
555 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn302/
A Ddcn302_hwseq.c193 REG_UPDATE(DOMAIN18_PG_CONFIG, in dcn302_dsc_pg_control()
/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
A Ddcn314_hwseq.c264 REG_UPDATE(DOMAIN18_PG_CONFIG, in dcn314_dsc_pg_control()
320 REG_UPDATE(DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, force_on); in dcn314_enable_power_gating_plane()
/drivers/gpu/drm/amd/display/dc/hwss/dcn31/
A Ddcn31_hwseq.c321 REG_UPDATE(DOMAIN18_PG_CONFIG, in dcn31_dsc_pg_control()
372 REG_UPDATE(DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, force_on); in dcn31_enable_power_gating_plane()
/drivers/gpu/drm/amd/display/dc/resource/dcn316/
A Ddcn316_resource.c710 SR(DOMAIN18_PG_CONFIG), \
749 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
750 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn35/
A Ddcn35_resource.h201 SR(DOMAIN18_PG_CONFIG), \
A Ddcn35_resource.c573 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
574 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn314/
A Ddcn314_resource.c723 SR(DOMAIN18_PG_CONFIG), \
764 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
765 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn31/
A Ddcn31_resource.c716 SR(DOMAIN18_PG_CONFIG), \
755 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
756 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn321/
A Ddcn321_resource.c563 SR(DOMAIN18_PG_CONFIG), \
603 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
604 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn315/
A Ddcn315_resource.c715 SR(DOMAIN18_PG_CONFIG), \
754 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
755 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn401/
A Ddcn401_resource.c542 SR(DOMAIN18_PG_CONFIG), \
585 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
586 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn32/
A Ddcn32_resource.c567 SR(DOMAIN18_PG_CONFIG), \
607 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
608 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn35/
A Ddcn35_hwseq.c538 REG_UPDATE(DOMAIN18_PG_CONFIG, in dcn35_dsc_pg_control()
588 REG_UPDATE(DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, force_on); in dcn35_enable_power_gating_plane()
/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
A Ddcn32_hwseq.c108 REG_UPDATE(DOMAIN18_PG_CONFIG, in dcn32_dsc_pg_control()
156 REG_UPDATE(DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, force_on); in dcn32_enable_power_gating_plane()
/drivers/gpu/drm/amd/display/dc/resource/dcn351/
A Ddcn351_resource.c553 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
554 HWS_SF(, DOMAIN18_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
A Ddcn20_hwseq.c344 REG_UPDATE(DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, force_on); in dcn20_enable_power_gating_plane()
511 REG_UPDATE(DOMAIN18_PG_CONFIG, in dcn20_dsc_pg_control()

Completed in 851 milliseconds