Home
last modified time | relevance | path

Searched refs:PORT_BASE (Results 1 – 5 of 5) sorted by relevance

/drivers/scsi/hisi_sas/
A Dhisi_sas_v1_hw.c112 #define PORT_BASE (0x800) macro
114 #define PHY_CFG (PORT_BASE + 0x0)
126 #define PHY_CTRL (PORT_BASE + 0x14)
130 #define PHY_PCN (PORT_BASE + 0x44)
131 #define SL_TOUT_CFG (PORT_BASE + 0x8c)
132 #define SL_CONTROL (PORT_BASE + 0x94)
135 #define TX_ID_DWORD0 (PORT_BASE + 0x9c)
136 #define TX_ID_DWORD1 (PORT_BASE + 0xa0)
157 #define CHL_INT0 (PORT_BASE + 0x1b0)
172 #define CHL_INT1 (PORT_BASE + 0x1b4)
[all …]
A Dhisi_sas_v2_hw.c170 #define PORT_BASE (0x2000) macro
172 #define PHY_CFG (PORT_BASE + 0x0)
181 #define PHY_CTRL (PORT_BASE + 0x14)
185 #define SL_CFG (PORT_BASE + 0x84)
186 #define PHY_PCN (PORT_BASE + 0x44)
187 #define SL_TOUT_CFG (PORT_BASE + 0x8c)
188 #define SL_CONTROL (PORT_BASE + 0x94)
203 #define TXID_AUTO (PORT_BASE + 0xb8)
223 #define CHL_INT0 (PORT_BASE + 0x1b4)
234 #define CHL_INT1 (PORT_BASE + 0x1b8)
[all …]
A Dhisi_sas_v3_hw.c187 #define PORT_BASE (0x2000) macro
188 #define PHY_CFG (PORT_BASE + 0x0)
201 #define PHY_CTRL (PORT_BASE + 0x14)
206 #define SERDES_CFG (PORT_BASE + 0x1c)
223 #define SL_CFG (PORT_BASE + 0x84)
224 #define AIP_LIMIT (PORT_BASE + 0x90)
225 #define SL_CONTROL (PORT_BASE + 0x94)
253 #define CHL_INT0 (PORT_BASE + 0x1b4)
264 #define CHL_INT1 (PORT_BASE + 0x1b8)
277 #define CHL_INT2 (PORT_BASE + 0x1bc)
[all …]
/drivers/ata/
A Dahci_ceva.c70 #define PORT_BASE 0x100 macro
183 writel(tmp, mmio + PORT_SCR_CTL + PORT_BASE + PORT_OFFSET * i); in ahci_ceva_setup()
/drivers/net/ethernet/chelsio/cxgb4/
A Dt4_regs.h58 #define PORT_BASE(idx) (PORT0_BASE + (idx) * PORT_STRIDE) macro
59 #define PORT_REG(idx, reg) (PORT_BASE(idx) + (reg))

Completed in 629 milliseconds