Home
last modified time | relevance | path

Searched refs:msg_id (Results 1 – 25 of 128) sorted by relevance

123456

/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
A Dsmu7_clockpowergating.c170 const uint32_t *msg_id) in smu7_update_clock_gatings() argument
182 if (PP_STATE_SUPPORT_CG & *msg_id) { in smu7_update_clock_gatings()
192 if (PP_STATE_SUPPORT_LS & *msg_id) { in smu7_update_clock_gatings()
205 if (PP_STATE_SUPPORT_CG & *msg_id) { in smu7_update_clock_gatings()
229 if (PP_STATE_SUPPORT_LS & *msg_id) { in smu7_update_clock_gatings()
242 if (PP_STATE_SUPPORT_LS & *msg_id) { in smu7_update_clock_gatings()
255 if (PP_STATE_SUPPORT_CG & *msg_id) { in smu7_update_clock_gatings()
276 if (PP_STATE_SUPPORT_CG & *msg_id) { in smu7_update_clock_gatings()
299 if (PP_STATE_SUPPORT_CG & *msg_id) { in smu7_update_clock_gatings()
310 if (PP_STATE_SUPPORT_LS & *msg_id) { in smu7_update_clock_gatings()
[all …]
/drivers/platform/x86/amd/hsmp/
A Dhsmp.c121 msg->msg_id, mbox_status); in __hsmp_send_message()
125 msg->msg_id, mbox_status); in __hsmp_send_message()
129 msg->msg_id, mbox_status); in __hsmp_send_message()
133 msg->msg_id, mbox_status); in __hsmp_send_message()
137 msg->msg_id, mbox_status); in __hsmp_send_message()
141 msg->msg_id, mbox_status); in __hsmp_send_message()
158 ret, index, msg->msg_id); in __hsmp_send_message()
170 if (msg->msg_id < HSMP_TEST || msg->msg_id >= HSMP_MSG_ID_MAX) in validate_message()
237 msg.msg_id = msg_id; in hsmp_msg_get_nargs()
261 msg.msg_id = HSMP_TEST; in hsmp_test()
[all …]
A Dacpi.c44 u32 msg_id; member
270 ret = hsmp_msg_get_nargs(sock->sock_ind, hattr->msg_id, &data, 1); in hsmp_msg_resp32_show()
296 ret = hsmp_msg_get_nargs(sock->sock_ind, hattr->msg_id, &data, 1); in hsmp_ddr_max_bw_show()
311 ret = hsmp_msg_get_nargs(sock->sock_ind, hattr->msg_id, &data, 1); in hsmp_ddr_util_bw_show()
326 ret = hsmp_msg_get_nargs(sock->sock_ind, hattr->msg_id, &data, 1); in hsmp_ddr_util_bw_perc_show()
341 ret = hsmp_msg_get_nargs(sock->sock_ind, hattr->msg_id, &data, 1); in hsmp_msg_fw_ver_show()
359 ret = hsmp_msg_get_nargs(sock->sock_ind, hattr->msg_id, data, 2); in hsmp_fclk_show()
374 ret = hsmp_msg_get_nargs(sock->sock_ind, hattr->msg_id, data, 2); in hsmp_mclk_show()
389 ret = hsmp_msg_get_nargs(sock->sock_ind, hattr->msg_id, &data, 1); in hsmp_clk_fmax_show()
404 ret = hsmp_msg_get_nargs(sock->sock_ind, hattr->msg_id, &data, 1); in hsmp_clk_fmin_show()
[all …]
A Dhwmon.c36 msg.msg_id = HSMP_SET_SOCKET_POWER_LIMIT; in hsmp_hwmon_write()
57 msg.msg_id = HSMP_GET_SOCKET_POWER; in hsmp_hwmon_read()
60 msg.msg_id = HSMP_GET_SOCKET_POWER_LIMIT; in hsmp_hwmon_read()
63 msg.msg_id = HSMP_GET_SOCKET_POWER_LIMIT_MAX; in hsmp_hwmon_read()
/drivers/media/platform/mediatek/vcodec/encoder/
A Dvenc_ipi_msg.h43 uint32_t msg_id; member
58 uint32_t msg_id; member
82 uint32_t msg_id; member
116 u32 msg_id; member
134 uint32_t msg_id; member
153 uint32_t msg_id; member
171 uint32_t msg_id; member
188 uint32_t msg_id; member
223 uint32_t msg_id; member
239 uint32_t msg_id; member
A Dvenc_vpu_if.c75 mtk_venc_debug(vpu->ctx, "msg_id %x inst %p status %d", msg->msg_id, vpu, msg->status); in vpu_enc_ipi_handler()
76 if (!vpu_enc_check_ap_inst(enc_dev, vpu) || msg->msg_id < VPU_IPIMSG_ENC_INIT_DONE || in vpu_enc_ipi_handler()
77 msg->msg_id > VPU_IPIMSG_ENC_DEINIT_DONE) { in vpu_enc_ipi_handler()
78 mtk_v4l2_venc_err(vpu->ctx, "venc msg id not correctly => 0x%x", msg->msg_id); in vpu_enc_ipi_handler()
89 switch (msg->msg_id) { in vpu_enc_ipi_handler()
101 mtk_venc_err(vpu->ctx, "unknown msg id %x", msg->msg_id); in vpu_enc_ipi_handler()
152 out.msg_id = AP_IPIMSG_ENC_INIT; in vpu_enc_init()
199 out.base.msg_id = AP_IPIMSG_ENC_SET_PARAM; in vpu_enc_set_param()
266 out.base.msg_id = AP_IPIMSG_ENC_ENCODE; in vpu_enc_encode_32bits()
311 out.msg_id = AP_IPIMSG_ENC_ENCODE; in vpu_enc_encode_34bits()
[all …]
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
A Ddcn314_smu.c120 unsigned int msg_id, in dcn314_smu_send_msg_with_param() argument
141 REG_WRITE(MP1_SMN_C2PMSG_67, msg_id); in dcn314_smu_send_msg_with_param()
150 msg_id == VBIOSSMC_MSG_SetMinDeepSleepDcfclk) in dcn314_smu_send_msg_with_param()
341 unsigned int msg_id, param; in dcn314_smu_set_zstate_support() local
349 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn314_smu_set_zstate_support()
354 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn314_smu_set_zstate_support()
360 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn314_smu_set_zstate_support()
365 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn314_smu_set_zstate_support()
370 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn314_smu_set_zstate_support()
375 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn314_smu_set_zstate_support()
[all …]
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
A Ddcn35_smu.c137 unsigned int msg_id, in dcn35_smu_send_msg_with_param() argument
159 REG_WRITE(MP1_SMN_C2PMSG_67, msg_id); in dcn35_smu_send_msg_with_param()
164 if (msg_id == VBIOSSMC_MSG_TransferTableDram2Smu && in dcn35_smu_send_msg_with_param()
363 unsigned int msg_id, param, retv; in dcn35_smu_set_zstate_support() local
371 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn35_smu_set_zstate_support()
377 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn35_smu_set_zstate_support()
384 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn35_smu_set_zstate_support()
390 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn35_smu_set_zstate_support()
396 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn35_smu_set_zstate_support()
402 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn35_smu_set_zstate_support()
[all …]
/drivers/media/platform/mediatek/vcodec/decoder/
A Dvdec_ipi_msg.h44 uint32_t msg_id; member
60 uint32_t msg_id; member
72 uint32_t msg_id; member
89 uint32_t msg_id; member
111 uint32_t msg_id; member
128 u32 msg_id; member
145 u32 msg_id; member
A Dvdec_vpu_if.c116 msg->msg_id > VPU_IPIMSG_DEC_GET_PARAM_ACK) { in vpu_dec_ipi_handler()
117 mtk_v4l2_vdec_err(vpu->ctx, "vdec msg id not correctly => 0x%x", msg->msg_id); in vpu_dec_ipi_handler()
126 switch (msg->msg_id) { in vpu_dec_ipi_handler()
143 mtk_vdec_err(vpu->ctx, "invalid msg=%X", msg->msg_id); in vpu_dec_ipi_handler()
182 static int vcodec_send_ap_ipi(struct vdec_vpu_inst *vpu, unsigned int msg_id) in vcodec_send_ap_ipi() argument
187 mtk_vdec_debug(vpu->ctx, "+ id=%X", msg_id); in vcodec_send_ap_ipi()
190 msg.msg_id = msg_id; in vcodec_send_ap_ipi()
198 mtk_vdec_debug(vpu->ctx, "- id=%X ret=%d", msg_id, err); in vcodec_send_ap_ipi()
229 msg.msg_id = AP_IPIMSG_DEC_INIT; in vpu_dec_init()
258 msg.msg_id = AP_IPIMSG_DEC_START; in vpu_dec_start()
[all …]
/drivers/media/platform/mediatek/mdp/
A Dmtk_mdp_vpu.c33 unsigned int msg_id = msg->msg_id; in mtk_mdp_vpu_ipi_handler() local
40 switch (msg_id) { in mtk_mdp_vpu_ipi_handler()
51 msg_id); in mtk_mdp_vpu_ipi_handler()
57 msg_id, vpu->failure); in mtk_mdp_vpu_ipi_handler()
96 static int mtk_mdp_vpu_send_ap_ipi(struct mtk_mdp_vpu *vpu, uint32_t msg_id) in mtk_mdp_vpu_send_ap_ipi() argument
101 msg.msg_id = msg_id; in mtk_mdp_vpu_send_ap_ipi()
120 msg.msg_id = AP_MDP_INIT; in mtk_mdp_vpu_init()
A Dmtk_mdp_ipi.h32 uint32_t msg_id; member
46 uint32_t msg_id; member
62 uint32_t msg_id; member
/drivers/accel/amdxdna/
A Damdxdna_mailbox.c165 return (msg_id & MAGIC_VAL_MASK) == MAGIC_VAL; in mailbox_validate_msgid()
170 u32 msg_id; in mailbox_acquire_msgid() local
182 msg_id |= MAGIC_VAL; in mailbox_acquire_msgid()
183 return msg_id; in mailbox_acquire_msgid()
188 msg_id &= ~MAGIC_VAL_MASK; in mailbox_release_msgid()
189 xa_erase_irq(&mb_chann->chan_xa, msg_id); in mailbox_release_msgid()
250 int msg_id; in mailbox_get_resp() local
253 msg_id = header->id; in mailbox_get_resp()
254 if (!mailbox_validate_msgid(msg_id)) { in mailbox_get_resp()
259 msg_id &= ~MAGIC_VAL_MASK; in mailbox_get_resp()
[all …]
/drivers/gpu/drm/amd/display/dc/hdcp/
A Dhdcp_msg.c138 if (message_info->msg_id == HDCP_MESSAGE_ID_INVALID) { in hdmi_14_process_transaction()
139 DC_LOG_ERROR("%s: Invalid message_info msg_id - %d\n", __func__, message_info->msg_id); in hdmi_14_process_transaction()
143 offset = hdcp_i2c_offsets[message_info->msg_id]; in hdmi_14_process_transaction()
158 if (hdcp_cmd_is_read[message_info->msg_id]) { in hdmi_14_process_transaction()
319 if (message_info->msg_id == HDCP_MESSAGE_ID_INVALID) { in dp_11_process_transaction()
320 DC_LOG_ERROR("%s: Invalid message_info msg_id - %d\n", __func__, message_info->msg_id); in dp_11_process_transaction()
328 hdcp_dpcd_addrs[message_info->msg_id], in dp_11_process_transaction()
329 hdcp_cmd_is_read[message_info->msg_id]); in dp_11_process_transaction()
395 if (message_info->msg_id < HDCP_MESSAGE_ID_READ_BKSV || in dc_process_hdcp_msg()
396 message_info->msg_id >= HDCP_MESSAGE_ID_MAX) in dc_process_hdcp_msg()
/drivers/net/ethernet/huawei/hinic/
A Dhinic_hw_mgmt.c130 u16 cmd, u16 msg_id) in prepare_header() argument
145 HINIC_MSG_HEADER_SET(msg_id, MSG_ID); in prepare_header()
209 u16 msg_id; in send_msg_to_mgmt() local
211 msg_id = SYNC_MSG_ID(pf_to_mgmt); in send_msg_to_mgmt()
219 direction, cmd, msg_id); in send_msg_to_mgmt()
257 u16 msg_id; in msg_to_mgmt_sync() local
267 msg_id = SYNC_MSG_ID(pf_to_mgmt); in msg_to_mgmt_sync()
269 msg_id = resp_msg_id; in msg_to_mgmt_sync()
291 if (recv_msg->msg_id != msg_id) { in msg_to_mgmt_sync()
428 mgmt_work->msg_id); in recv_mgmt_msg_work_handler()
[all …]
/drivers/gpu/drm/i915/display/
A Dintel_dp_hdcp.c292 u8 msg_id; member
297 u8 msg_id; member
365 u8 msg_id, bool *msg_ready) in hdcp2_detect_msg_availability() argument
375 switch (msg_id) { in hdcp2_detect_msg_availability()
390 "Unidentified msg_id: %d\n", msg_id); in hdcp2_detect_msg_availability()
405 u8 msg_id = hdcp2_msg_data->msg_id; in intel_dp_hdcp2_wait_for_msg() local
436 hdcp2_msg_data->msg_id, ret, timeout); in intel_dp_hdcp2_wait_for_msg()
446 if (hdcp2_dp_msg_data[i].msg_id == msg_id) in get_hdcp2_dp_msg_data()
516 u8 msg_id, void *buf, size_t size) in intel_dp_hdcp2_read_msg() argument
573 msg_id, ret); in intel_dp_hdcp2_read_msg()
[all …]
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
A Ddcn31_smu.c104 unsigned int msg_id, in dcn31_smu_send_msg_with_param() argument
125 REG_WRITE(MP1_SMN_C2PMSG_67, msg_id); in dcn31_smu_send_msg_with_param()
130 if (msg_id == VBIOSSMC_MSG_TransferTableDram2Smu && in dcn31_smu_send_msg_with_param()
141 dm_helpers_smu_timeout(CTX, msg_id, param, 10 * 200000); in dcn31_smu_send_msg_with_param()
322 unsigned int msg_id, param; in dcn31_smu_set_zstate_support() local
338 msg_id = VBIOSSMC_MSG_DisallowZstatesEntry; in dcn31_smu_set_zstate_support()
340 msg_id = VBIOSSMC_MSG_AllowZstatesEntry; in dcn31_smu_set_zstate_support()
344 msg_id, in dcn31_smu_set_zstate_support()
/drivers/net/can/esd/
A Desdacc.h130 u8 msg_id; member
148 u8 msg_id; member
159 u8 msg_id; member
170 u8 msg_id; member
183 u8 msg_id; member
194 u8 msg_id; member
204 u8 msg_id; member
212 u8 msg_id; member
218 u8 msg_id; member
/drivers/gpu/drm/amd/display/modules/hdcp/
A Dhdcp_ddc.c153 enum mod_hdcp_ddc_message_id msg_id, in read() argument
162 msg_id >= MOD_HDCP_MESSAGE_ID_MAX) in read()
167 if (msg_id >= num_dpcd_addrs) in read()
185 if (msg_id >= num_i2c_offsets) in read()
191 hdcp_i2c_offsets[msg_id], in read()
200 enum mod_hdcp_ddc_message_id msg_id, in read_repeatedly() argument
224 enum mod_hdcp_ddc_message_id msg_id, in write() argument
233 msg_id >= MOD_HDCP_MESSAGE_ID_MAX) in write()
238 if (msg_id >= num_dpcd_addrs) in write()
257 if (msg_id >= num_i2c_offsets) in write()
[all …]
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
A Ddcn32_clk_mgr_smu_msg.c71 static bool dcn32_smu_send_msg_with_param(struct clk_mgr_internal *clk_mgr, uint32_t msg_id, uint32… in dcn32_smu_send_msg_with_param() argument
83 REG_WRITE(DAL_MSG_REG, msg_id); in dcn32_smu_send_msg_with_param()
85 TRACE_SMU_MSG(msg_id, param_in, clk_mgr->base.ctx); in dcn32_smu_send_msg_with_param()
128 static bool dcn32_smu_send_msg_with_param_delay(struct clk_mgr_internal *clk_mgr, uint32_t msg_id, … in dcn32_smu_send_msg_with_param_delay() argument
143 REG_WRITE(DAL_MSG_REG, msg_id); in dcn32_smu_send_msg_with_param_delay()
145 TRACE_SMU_MSG(msg_id, param_in, clk_mgr->base.ctx); in dcn32_smu_send_msg_with_param_delay()
/drivers/infiniband/ulp/rtrs/
A Drtrs-srv-trace.h43 __field(u32, msg_id)
61 __entry->msg_id = id->msg_id;
76 __entry->msg_id,
/drivers/mfd/
A Dmacsmc.c68 smc->msg_id = (smc->msg_id + 1) & 0xf; in apple_smc_cmd_locked()
72 FIELD_PREP(SMC_ID, smc->msg_id) | in apple_smc_cmd_locked()
86 if (FIELD_GET(SMC_ID, smc->cmd_ret) != smc->msg_id) { in apple_smc_cmd_locked()
88 smc->msg_id, (unsigned int)FIELD_GET(SMC_ID, smc->cmd_ret)); in apple_smc_cmd_locked()
258 smc->msg_id = (smc->msg_id + 1) & 0xf; in apple_smc_write_atomic()
261 FIELD_PREP(SMC_ID, smc->msg_id) | in apple_smc_write_atomic()
280 if (FIELD_GET(SMC_ID, smc->cmd_ret) != smc->msg_id) { in apple_smc_write_atomic()
282 smc->msg_id, (unsigned int)FIELD_GET(SMC_ID, smc->cmd_ret)); in apple_smc_write_atomic()
/drivers/misc/bcm-vk/
A Dbcm_vk_msg.c274 vk->msg_id++; in bcm_vk_get_msg_id()
276 vk->msg_id = 1; in bcm_vk_get_msg_id()
282 rc = vk->msg_id; in bcm_vk_get_msg_id()
372 u32 msg_id; in bcm_vk_drain_all_pend() local
376 msg_id = get_msg_id(msg); in bcm_vk_drain_all_pend()
383 msg_id, entry->seq_num, in bcm_vk_drain_all_pend()
758 u16 msg_id) in bcm_vk_dequeue_pending() argument
786 u32 q_num, msg_id, j; in bcm_to_h_msg_dequeue() local
884 msg_id = get_msg_id(data); in bcm_to_h_msg_dequeue()
889 msg_id); in bcm_to_h_msg_dequeue()
[all …]
/drivers/soc/qcom/
A Dsmd-rpm.c55 __le32 msg_id; member
75 __le32 msg_id; member
100 static unsigned msg_id = 1; in qcom_rpm_smd_write() local
123 pkt->req.msg_id = cpu_to_le32(msg_id++); in qcom_rpm_smd_write()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
A Ddcn30m_clk_mgr_smu_msg.c77 uint32_t msg_id, uint32_t param_in, uint32_t *param_out) in dcn30m_smu_send_msg_with_param() argument
90 REG_WRITE(DAL_MSG_REG, msg_id); in dcn30m_smu_send_msg_with_param()
95 dm_helpers_smu_timeout(CTX, msg_id, param_in, 10 * 200000); in dcn30m_smu_send_msg_with_param()

Completed in 54 milliseconds

123456