Home
last modified time | relevance | path

Searched refs:phy_mipi_dphy_get_default_config (Results 1 – 11 of 11) sorted by relevance

/drivers/phy/
A Dphy-core-mipi-dphy.c81 int phy_mipi_dphy_get_default_config(unsigned long pixel_clock, in phy_mipi_dphy_get_default_config() function
89 EXPORT_SYMBOL(phy_mipi_dphy_get_default_config);
/drivers/gpu/drm/meson/
A Dmeson_dw_mipi_dsi.c169 phy_mipi_dphy_get_default_config(mode->clock * 1000, in dw_mipi_dsi_get_lane_mbps()
/drivers/gpu/drm/rockchip/
A Ddw-mipi-dsi2-rockchip.c164 phy_mipi_dphy_get_default_config(target_phyclk, bpp, lanes, in dw_mipi_dsi2_get_lane_mbps()
A Ddw-mipi-dsi-rockchip.c588 phy_mipi_dphy_get_default_config(mode->clock * 1000 * 10 / 8, in dw_mipi_dsi_get_lane_mbps()
/drivers/media/platform/rockchip/rkisp1/
A Drkisp1-csi.c169 phy_mipi_dphy_get_default_config(pixel_clock, format->bus_width, in rkisp1_csi_start()
/drivers/media/platform/sunxi/sun6i-mipi-csi2/
A Dsun6i_mipi_csi2.c231 phy_mipi_dphy_get_default_config(pixel_rate, format->bpp, lanes_count, in sun6i_mipi_csi2_s_stream()
/drivers/media/platform/sunxi/sun8i-a83t-mipi-csi2/
A Dsun8i_a83t_mipi_csi2.c263 phy_mipi_dphy_get_default_config(pixel_rate, format->bpp, lanes_count, in sun8i_a83t_mipi_csi2_s_stream()
/drivers/gpu/drm/bridge/imx/
A Dimx93-mipi-dsi.c482 ret = phy_mipi_dphy_get_default_config(mode->clock * MSEC_PER_SEC, bpp, in imx93_dsi_get_phy_configure_opts()
/drivers/gpu/drm/sun4i/
A Dsun6i_mipi_dsi.c764 phy_mipi_dphy_get_default_config(mode->clock * 1000, in sun6i_dsi_encoder_enable()
/drivers/gpu/drm/bridge/
A Dnwl-dsi.c788 ret = phy_mipi_dphy_get_default_config(mode->clock * 1000, in nwl_dsi_get_dphy_params()
/drivers/gpu/drm/bridge/cadence/
A Dcdns-dsi-core.c589 ret = phy_mipi_dphy_get_default_config(mode_clock * 1000, in cdns_dsi_check_conf()

Completed in 32 milliseconds