| /drivers/gpu/drm/msm/adreno/ |
| A D | a2xx_gpummu.c | 17 dma_addr_t pt_base; member
81 dma_free_attrs(mmu->dev, TABLE_SIZE, gpummu->table, gpummu->pt_base, in a2xx_gpummu_destroy()
102 gpummu->table = dma_alloc_attrs(dev, TABLE_SIZE + 32, &gpummu->pt_base, in a2xx_gpummu_new()
115 void a2xx_gpummu_params(struct msm_mmu *mmu, dma_addr_t *pt_base, in a2xx_gpummu_params() argument
118 dma_addr_t base = to_a2xx_gpummu(mmu)->pt_base; in a2xx_gpummu_params()
120 *pt_base = base; in a2xx_gpummu_params()
|
| A D | a2xx_gpu.h | 23 void a2xx_gpummu_params(struct msm_mmu *mmu, dma_addr_t *pt_base,
|
| A D | a2xx_gpu.c | 112 dma_addr_t pt_base, tran_error; in a2xx_hw_init() local
116 a2xx_gpummu_params(to_msm_vm(gpu->vm)->mmu, &pt_base, &tran_error); in a2xx_hw_init()
158 gpu_write(gpu, REG_A2XX_MH_MMU_PT_BASE, pt_base); in a2xx_hw_init()
|
| /drivers/iommu/ |
| A D | exynos-iommu.c | 266 u32 pt_base; /* page table base address (physical) */ member
370 .pt_base = 0x14,
379 .pt_base = 0x0c,
393 .pt_base = 0x0c,
409 .pt_base = 0x800c,
475 u32 pt_base; in __sysmmu_set_ptbase() local
478 pt_base = pgd; in __sysmmu_set_ptbase()
480 pt_base = pgd >> SPAGE_ORDER; in __sysmmu_set_ptbase()
482 writel(pt_base, SYSMMU_REG(data, pt_base)); in __sysmmu_set_ptbase()
|
| /drivers/gpu/drm/amd/amdgpu/ |
| A D | mmhub_v3_3.c | 254 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v3_3_init_gart_aperture_regs() local
256 mmhub_v3_3_setup_vm_pt_regs(adev, 0, pt_base); in mmhub_v3_3_init_gart_aperture_regs()
472 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v3_3_init_saw_regs() local
477 lower_32_bits(pt_base >> 12)); in mmhub_v3_3_init_saw_regs()
479 upper_32_bits(pt_base >> 12)); in mmhub_v3_3_init_saw_regs()
|
| A D | gfxhub_v1_0.c | 56 uint64_t pt_base; in gfxhub_v1_0_init_gart_aperture_regs() local
59 pt_base = amdgpu_gmc_pd_addr(adev->gmc.pdb0_bo); in gfxhub_v1_0_init_gart_aperture_regs()
61 pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in gfxhub_v1_0_init_gart_aperture_regs()
63 gfxhub_v1_0_setup_vm_pt_regs(adev, 0, pt_base); in gfxhub_v1_0_init_gart_aperture_regs()
|
| A D | mmhub_v1_0.c | 70 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v1_0_init_gart_aperture_regs() local
72 mmhub_v1_0_setup_vm_pt_regs(adev, 0, pt_base); in mmhub_v1_0_init_gart_aperture_regs()
234 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v1_0_init_saw() local
239 lower_32_bits(pt_base >> 12)); in mmhub_v1_0_init_saw()
243 upper_32_bits(pt_base >> 12)); in mmhub_v1_0_init_saw()
|
| A D | gfxhub_v1_2.c | 79 uint64_t pt_base; in gfxhub_v1_2_xcc_init_gart_aperture_regs() local
83 pt_base = amdgpu_gmc_pd_addr(adev->gmc.pdb0_bo); in gfxhub_v1_2_xcc_init_gart_aperture_regs()
85 pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in gfxhub_v1_2_xcc_init_gart_aperture_regs()
87 gfxhub_v1_2_xcc_setup_vm_pt_regs(adev, 0, pt_base, xcc_mask); in gfxhub_v1_2_xcc_init_gart_aperture_regs()
|
| A D | mmhub_v1_8.c | 81 uint64_t pt_base; in mmhub_v1_8_init_gart_aperture_regs() local
86 pt_base = amdgpu_gmc_pd_addr(adev->gmc.pdb0_bo); in mmhub_v1_8_init_gart_aperture_regs()
88 pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v1_8_init_gart_aperture_regs()
90 mmhub_v1_8_setup_vm_pt_regs(adev, 0, pt_base); in mmhub_v1_8_init_gart_aperture_regs()
|
| A D | gfxhub_v2_0.c | 136 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in gfxhub_v2_0_init_gart_aperture_regs() local
138 gfxhub_v2_0_setup_vm_pt_regs(adev, 0, pt_base); in gfxhub_v2_0_init_gart_aperture_regs()
|
| A D | gfxhub_v3_0_3.c | 138 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in gfxhub_v3_0_3_init_gart_aperture_regs() local
140 gfxhub_v3_0_3_setup_vm_pt_regs(adev, 0, pt_base); in gfxhub_v3_0_3_init_gart_aperture_regs()
|
| A D | gfxhub_v11_5_0.c | 140 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in gfxhub_v11_5_0_init_gart_aperture_regs() local
142 gfxhub_v11_5_0_setup_vm_pt_regs(adev, 0, pt_base); in gfxhub_v11_5_0_init_gart_aperture_regs()
|
| A D | gfxhub_v12_0.c | 143 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in gfxhub_v12_0_init_gart_aperture_regs() local
145 gfxhub_v12_0_setup_vm_pt_regs(adev, 0, pt_base); in gfxhub_v12_0_init_gart_aperture_regs()
|
| A D | gfxhub_v3_0.c | 135 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in gfxhub_v3_0_init_gart_aperture_regs() local
137 gfxhub_v3_0_setup_vm_pt_regs(adev, 0, pt_base); in gfxhub_v3_0_init_gart_aperture_regs()
|
| A D | mmhub_v3_0_2.c | 145 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v3_0_2_init_gart_aperture_regs() local
147 mmhub_v3_0_2_setup_vm_pt_regs(adev, 0, pt_base); in mmhub_v3_0_2_init_gart_aperture_regs()
|
| A D | mmhub_v3_0_1.c | 161 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v3_0_1_init_gart_aperture_regs() local
163 mmhub_v3_0_1_setup_vm_pt_regs(adev, 0, pt_base); in mmhub_v3_0_1_init_gart_aperture_regs()
|
| A D | mmhub_v1_7.c | 68 uint64_t pt_base; in mmhub_v1_7_init_gart_aperture_regs() local
71 pt_base = amdgpu_gmc_pd_addr(adev->gmc.pdb0_bo); in mmhub_v1_7_init_gart_aperture_regs()
73 pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v1_7_init_gart_aperture_regs()
75 mmhub_v1_7_setup_vm_pt_regs(adev, 0, pt_base); in mmhub_v1_7_init_gart_aperture_regs()
|
| A D | mmhub_v2_0.c | 203 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v2_0_init_gart_aperture_regs() local
205 mmhub_v2_0_setup_vm_pt_regs(adev, 0, pt_base); in mmhub_v2_0_init_gart_aperture_regs()
|
| A D | mmhub_v2_3.c | 135 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v2_3_init_gart_aperture_regs() local
137 mmhub_v2_3_setup_vm_pt_regs(adev, 0, pt_base); in mmhub_v2_3_init_gart_aperture_regs()
|
| A D | mmhub_v3_0.c | 152 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v3_0_init_gart_aperture_regs() local
154 mmhub_v3_0_setup_vm_pt_regs(adev, 0, pt_base); in mmhub_v3_0_init_gart_aperture_regs()
|
| A D | mmhub_v4_1_0.c | 144 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v4_1_0_init_gart_aperture_regs() local
146 mmhub_v4_1_0_setup_vm_pt_regs(adev, 0, pt_base); in mmhub_v4_1_0_init_gart_aperture_regs()
|
| A D | gfxhub_v2_1.c | 139 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in gfxhub_v2_1_init_gart_aperture_regs() local
141 gfxhub_v2_1_setup_vm_pt_regs(adev, 0, pt_base); in gfxhub_v2_1_init_gart_aperture_regs()
|
| A D | mmhub_v9_4.c | 77 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_v9_4_init_gart_aperture_regs() local
79 mmhub_v9_4_setup_hubid_vm_pt_regs(adev, hubid, 0, pt_base); in mmhub_v9_4_init_gart_aperture_regs()
|
| /drivers/gpu/drm/amd/display/amdgpu_dm/ |
| A D | amdgpu_dm.c | 1424 u64 pt_base; in mmhub_read_system_context() local
1467 pt_base = amdgpu_gmc_pd_addr(adev->gart.bo); in mmhub_read_system_context()
1477 page_table_base.high_part = upper_32_bits(pt_base); in mmhub_read_system_context()
1478 page_table_base.low_part = lower_32_bits(pt_base); in mmhub_read_system_context()
|